]>
Commit | Line | Data |
---|---|---|
ae0f5e9e AF |
1 | /* |
2 | * QEMU UniCore32 CPU | |
3 | * | |
d48813dd | 4 | * Copyright (c) 2010-2012 Guan Xuetao |
ae0f5e9e AF |
5 | * Copyright (c) 2012 SUSE LINUX Products GmbH |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License version 2 as | |
9 | * published by the Free Software Foundation. | |
10 | * | |
11 | * Contributions from 2012-04-01 on are considered under GPL version 2, | |
12 | * or (at your option) any later version. | |
13 | */ | |
14 | ||
3993c6bd | 15 | #include "cpu.h" |
ae0f5e9e | 16 | #include "qemu-common.h" |
88e28512 | 17 | #include "migration/vmstate.h" |
ae0f5e9e | 18 | |
8df9082d AF |
19 | static inline void set_feature(CPUUniCore32State *env, int feature) |
20 | { | |
21 | env->features |= feature; | |
22 | } | |
23 | ||
ae0f5e9e AF |
24 | /* CPU models */ |
25 | ||
d89e1218 AF |
26 | static ObjectClass *uc32_cpu_class_by_name(const char *cpu_model) |
27 | { | |
28 | ObjectClass *oc; | |
eeb266de | 29 | char *typename; |
d89e1218 AF |
30 | |
31 | if (cpu_model == NULL) { | |
32 | return NULL; | |
33 | } | |
34 | ||
eeb266de AF |
35 | typename = g_strdup_printf("%s-" TYPE_UNICORE32_CPU, cpu_model); |
36 | oc = object_class_by_name(typename); | |
37 | g_free(typename); | |
4933908a AF |
38 | if (oc != NULL && (!object_class_dynamic_cast(oc, TYPE_UNICORE32_CPU) || |
39 | object_class_is_abstract(oc))) { | |
d89e1218 AF |
40 | oc = NULL; |
41 | } | |
42 | return oc; | |
43 | } | |
44 | ||
ae0f5e9e AF |
45 | typedef struct UniCore32CPUInfo { |
46 | const char *name; | |
47 | void (*instance_init)(Object *obj); | |
48 | } UniCore32CPUInfo; | |
49 | ||
50 | static void unicore_ii_cpu_initfn(Object *obj) | |
51 | { | |
52 | UniCore32CPU *cpu = UNICORE32_CPU(obj); | |
53 | CPUUniCore32State *env = &cpu->env; | |
54 | ||
d48813dd GX |
55 | env->cp0.c0_cpuid = 0x4d000863; |
56 | env->cp0.c0_cachetype = 0x0d152152; | |
57 | env->cp0.c1_sys = 0x2000; | |
58 | env->cp0.c2_base = 0x0; | |
59 | env->cp0.c3_faultstatus = 0x0; | |
60 | env->cp0.c4_faultaddr = 0x0; | |
61 | env->ucf64.xregs[UC32_UCF64_FPSCR] = 0; | |
8df9082d AF |
62 | |
63 | set_feature(env, UC32_HWCAP_CMOV); | |
64 | set_feature(env, UC32_HWCAP_UCF64); | |
ae0f5e9e AF |
65 | } |
66 | ||
67 | static void uc32_any_cpu_initfn(Object *obj) | |
68 | { | |
69 | UniCore32CPU *cpu = UNICORE32_CPU(obj); | |
70 | CPUUniCore32State *env = &cpu->env; | |
71 | ||
72 | env->cp0.c0_cpuid = 0xffffffff; | |
d48813dd | 73 | env->ucf64.xregs[UC32_UCF64_FPSCR] = 0; |
8df9082d AF |
74 | |
75 | set_feature(env, UC32_HWCAP_CMOV); | |
76 | set_feature(env, UC32_HWCAP_UCF64); | |
ae0f5e9e AF |
77 | } |
78 | ||
79 | static const UniCore32CPUInfo uc32_cpus[] = { | |
80 | { .name = "UniCore-II", .instance_init = unicore_ii_cpu_initfn }, | |
81 | { .name = "any", .instance_init = uc32_any_cpu_initfn }, | |
82 | }; | |
83 | ||
088383e3 AF |
84 | static void uc32_cpu_realizefn(DeviceState *dev, Error **errp) |
85 | { | |
86 | UniCore32CPU *cpu = UNICORE32_CPU(dev); | |
87 | UniCore32CPUClass *ucc = UNICORE32_CPU_GET_CLASS(dev); | |
88 | ||
89 | qemu_init_vcpu(&cpu->env); | |
90 | ||
91 | ucc->parent_realize(dev, errp); | |
92 | } | |
93 | ||
ae0f5e9e AF |
94 | static void uc32_cpu_initfn(Object *obj) |
95 | { | |
c05efcb1 | 96 | CPUState *cs = CPU(obj); |
ae0f5e9e AF |
97 | UniCore32CPU *cpu = UNICORE32_CPU(obj); |
98 | CPUUniCore32State *env = &cpu->env; | |
d9c27f00 | 99 | static bool inited; |
ae0f5e9e | 100 | |
c05efcb1 | 101 | cs->env_ptr = env; |
ae0f5e9e | 102 | cpu_exec_init(env); |
ae0f5e9e | 103 | |
d48813dd | 104 | #ifdef CONFIG_USER_ONLY |
ae0f5e9e AF |
105 | env->uncached_asr = ASR_MODE_USER; |
106 | env->regs[31] = 0; | |
d48813dd GX |
107 | #else |
108 | env->uncached_asr = ASR_MODE_PRIV; | |
109 | env->regs[31] = 0x03000000; | |
110 | #endif | |
ae0f5e9e AF |
111 | |
112 | tlb_flush(env, 1); | |
d9c27f00 AF |
113 | |
114 | if (tcg_enabled() && !inited) { | |
115 | inited = true; | |
116 | uc32_translate_init(); | |
117 | } | |
ae0f5e9e AF |
118 | } |
119 | ||
88e28512 AF |
120 | static const VMStateDescription vmstate_uc32_cpu = { |
121 | .name = "cpu", | |
122 | .unmigratable = 1, | |
123 | }; | |
124 | ||
d89e1218 AF |
125 | static void uc32_cpu_class_init(ObjectClass *oc, void *data) |
126 | { | |
88e28512 | 127 | DeviceClass *dc = DEVICE_CLASS(oc); |
d89e1218 | 128 | CPUClass *cc = CPU_CLASS(oc); |
088383e3 AF |
129 | UniCore32CPUClass *ucc = UNICORE32_CPU_CLASS(oc); |
130 | ||
131 | ucc->parent_realize = dc->realize; | |
132 | dc->realize = uc32_cpu_realizefn; | |
d89e1218 AF |
133 | |
134 | cc->class_by_name = uc32_cpu_class_by_name; | |
88e28512 | 135 | dc->vmsd = &vmstate_uc32_cpu; |
d89e1218 AF |
136 | } |
137 | ||
ae0f5e9e AF |
138 | static void uc32_register_cpu_type(const UniCore32CPUInfo *info) |
139 | { | |
140 | TypeInfo type_info = { | |
ae0f5e9e AF |
141 | .parent = TYPE_UNICORE32_CPU, |
142 | .instance_init = info->instance_init, | |
143 | }; | |
144 | ||
eeb266de | 145 | type_info.name = g_strdup_printf("%s-" TYPE_UNICORE32_CPU, info->name); |
87fb5811 | 146 | type_register(&type_info); |
eeb266de | 147 | g_free((void *)type_info.name); |
ae0f5e9e AF |
148 | } |
149 | ||
150 | static const TypeInfo uc32_cpu_type_info = { | |
151 | .name = TYPE_UNICORE32_CPU, | |
152 | .parent = TYPE_CPU, | |
153 | .instance_size = sizeof(UniCore32CPU), | |
154 | .instance_init = uc32_cpu_initfn, | |
155 | .abstract = true, | |
156 | .class_size = sizeof(UniCore32CPUClass), | |
d89e1218 | 157 | .class_init = uc32_cpu_class_init, |
ae0f5e9e AF |
158 | }; |
159 | ||
160 | static void uc32_cpu_register_types(void) | |
161 | { | |
162 | int i; | |
163 | ||
164 | type_register_static(&uc32_cpu_type_info); | |
165 | for (i = 0; i < ARRAY_SIZE(uc32_cpus); i++) { | |
166 | uc32_register_cpu_type(&uc32_cpus[i]); | |
167 | } | |
168 | } | |
169 | ||
170 | type_init(uc32_cpu_register_types) |