]> Git Repo - qemu.git/blame - linux-user/main.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix -linux-user build by reverting r5701
[qemu.git] / linux-user / main.c
CommitLineData
31e31b8a 1/*
93ac68bc 2 * qemu user main
5fafdf24 3 *
68d0f70e 4 * Copyright (c) 2003-2008 Fabrice Bellard
31e31b8a
FB		 5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20#include <stdlib.h>
21#include <stdio.h>
22#include <stdarg.h>
04369ff2 23#include <string.h>
31e31b8a 24#include <errno.h>
0ecfa993 25#include <unistd.h>
e441570f 26#include <sys/mman.h>
31e31b8a 27
3ef693a0 28#include "qemu.h"
ca10f867 29#include "qemu-common.h"
d5975363
PB		 30/* For tb_lock */
31#include "exec-all.h"
31e31b8a 32
3ef693a0 33#define DEBUG_LOGFILE "/tmp/qemu.log"
586314f2 34
74cd30b8 35static const char *interp_prefix = CONFIG_QEMU_PREFIX;
c5937220 36const char *qemu_uname_release = CONFIG_UNAME_RELEASE;
586314f2 37
3a4739d6 38#if defined(__i386__) && !defined(CONFIG_STATIC)
f801f97e
FB		 39/* Force usage of an ELF interpreter even if it is an ELF shared
40 object ! */
41const char interp[] __attribute__((section(".interp"))) = "/lib/ld-linux.so.2";
4304763b 42#endif
74cd30b8 43
93ac68bc 44/* for recent libc, we add these dummy symbols which are not declared
74cd30b8 45 when generating a linked object (bug in ld ?) */
fbf59244 46#if (__GLIBC__ > 2 || (__GLIBC__ == 2 && __GLIBC_MINOR__ >= 3)) && !defined(CONFIG_STATIC)
46027c07
FB		 47asm(".globl __preinit_array_start\n"
48 ".globl __preinit_array_end\n"
49 ".globl __init_array_start\n"
50 ".globl __init_array_end\n"
51 ".globl __fini_array_start\n"
52 ".globl __fini_array_end\n"
53 ".section \".rodata\"\n"
54 "__preinit_array_start:\n"
55 "__preinit_array_end:\n"
56 "__init_array_start:\n"
57 "__init_array_end:\n"
58 "__fini_array_start:\n"
59 "__fini_array_end:\n"
7bba1ee8
TS		 60 ".long 0\n"
61 ".previous\n");
74cd30b8
FB		 62#endif
63
9de5e440
FB		 64/* XXX: on x86 MAP_GROWSDOWN only works if ESP <= address + 32, so
65 we allocate a bigger stack. Need a better solution, for example
66 by remapping the process stack directly at the right place */
67unsigned long x86_stack_size = 512 * 1024;
31e31b8a
FB		 68
69void gemu_log(const char *fmt, ...)
70{
71 va_list ap;
72
73 va_start(ap, fmt);
74 vfprintf(stderr, fmt, ap);
75 va_end(ap);
76}
77
61190b14 78void cpu_outb(CPUState *env, int addr, int val)
367e86e8
FB		 79{
80 fprintf(stderr, "outb: port=0x%04x, data=%02x\n", addr, val);
81}
82
61190b14 83void cpu_outw(CPUState *env, int addr, int val)
367e86e8
FB		 84{
85 fprintf(stderr, "outw: port=0x%04x, data=%04x\n", addr, val);
86}
87
61190b14 88void cpu_outl(CPUState *env, int addr, int val)
367e86e8
FB		 89{
90 fprintf(stderr, "outl: port=0x%04x, data=%08x\n", addr, val);
91}
92
61190b14 93int cpu_inb(CPUState *env, int addr)
367e86e8
FB		 94{
95 fprintf(stderr, "inb: port=0x%04x\n", addr);
96 return 0;
97}
98
61190b14 99int cpu_inw(CPUState *env, int addr)
367e86e8
FB		 100{
101 fprintf(stderr, "inw: port=0x%04x\n", addr);
102 return 0;
103}
104
61190b14 105int cpu_inl(CPUState *env, int addr)
367e86e8
FB		 106{
107 fprintf(stderr, "inl: port=0x%04x\n", addr);
108 return 0;
109}
110
8fcd3692 111#if defined(TARGET_I386)
a541f297 112int cpu_get_pic_interrupt(CPUState *env)
92ccca6a
FB		 113{
114 return -1;
115}
8fcd3692 116#endif
92ccca6a 117
28ab0e2e
FB		 118/* timers for rdtsc */
119
1dce7c3c 120#if 0
28ab0e2e
FB		 121
122static uint64_t emu_time;
123
124int64_t cpu_get_real_ticks(void)
125{
126 return emu_time++;
127}
128
129#endif
130
d5975363
PB		 131#if defined(USE_NPTL)
132/***********************************************************/
133/* Helper routines for implementing atomic operations. */
134
135/* To implement exclusive operations we force all cpus to syncronise.
136 We don't require a full sync, only that no cpus are executing guest code.
137 The alternative is to map target atomic ops onto host equivalents,
138 which requires quite a lot of per host/target work. */
139static pthread_mutex_t exclusive_lock = PTHREAD_MUTEX_INITIALIZER;
140static pthread_cond_t exclusive_cond = PTHREAD_COND_INITIALIZER;
141static pthread_cond_t exclusive_resume = PTHREAD_COND_INITIALIZER;
142static int pending_cpus;
143
144/* Make sure everything is in a consistent state for calling fork(). */
145void fork_start(void)
146{
147 mmap_fork_start();
148 pthread_mutex_lock(&tb_lock);
149 pthread_mutex_lock(&exclusive_lock);
150}
151
152void fork_end(int child)
153{
154 if (child) {
155 /* Child processes created by fork() only have a single thread.
156 Discard information about the parent threads. */
157 first_cpu = thread_env;
158 thread_env->next_cpu = NULL;
159 pending_cpus = 0;
160 pthread_mutex_init(&exclusive_lock, NULL);
161 pthread_cond_init(&exclusive_cond, NULL);
162 pthread_cond_init(&exclusive_resume, NULL);
163 pthread_mutex_init(&tb_lock, NULL);
164 } else {
165 pthread_mutex_unlock(&exclusive_lock);
166 pthread_mutex_unlock(&tb_lock);
167 }
168 mmap_fork_end(child);
169}
170
171/* Wait for pending exclusive operations to complete. The exclusive lock
172 must be held. */
173static inline void exclusive_idle(void)
174{
175 while (pending_cpus) {
176 pthread_cond_wait(&exclusive_resume, &exclusive_lock);
177 }
178}
179
180/* Start an exclusive operation.
181 Must only be called from outside cpu_arm_exec. */
182static inline void start_exclusive(void)
183{
184 CPUState *other;
185 pthread_mutex_lock(&exclusive_lock);
186 exclusive_idle();
187
188 pending_cpus = 1;
189 /* Make all other cpus stop executing. */
190 for (other = first_cpu; other; other = other->next_cpu) {
191 if (other->running) {
192 pending_cpus++;
193 cpu_interrupt(other, CPU_INTERRUPT_EXIT);
194 }
195 }
196 if (pending_cpus > 1) {
197 pthread_cond_wait(&exclusive_cond, &exclusive_lock);
198 }
199}
200
201/* Finish an exclusive operation. */
202static inline void end_exclusive(void)
203{
204 pending_cpus = 0;
205 pthread_cond_broadcast(&exclusive_resume);
206 pthread_mutex_unlock(&exclusive_lock);
207}
208
209/* Wait for exclusive ops to finish, and begin cpu execution. */
210static inline void cpu_exec_start(CPUState *env)
211{
212 pthread_mutex_lock(&exclusive_lock);
213 exclusive_idle();
214 env->running = 1;
215 pthread_mutex_unlock(&exclusive_lock);
216}
217
218/* Mark cpu as not executing, and release pending exclusive ops. */
219static inline void cpu_exec_end(CPUState *env)
220{
221 pthread_mutex_lock(&exclusive_lock);
222 env->running = 0;
223 if (pending_cpus > 1) {
224 pending_cpus--;
225 if (pending_cpus == 1) {
226 pthread_cond_signal(&exclusive_cond);
227 }
228 }
229 exclusive_idle();
230 pthread_mutex_unlock(&exclusive_lock);
231}
232#else /* if !USE_NPTL */
233/* These are no-ops because we are not threadsafe. */
234static inline void cpu_exec_start(CPUState *env)
235{
236}
237
238static inline void cpu_exec_end(CPUState *env)
239{
240}
241
242static inline void start_exclusive(void)
243{
244}
245
246static inline void end_exclusive(void)
247{
248}
249
250void fork_start(void)
251{
252}
253
254void fork_end(int child)
255{
256}
257#endif
258
259
a541f297
FB		 260#ifdef TARGET_I386
261/***********************************************************/
262/* CPUX86 core interface */
263
02a1602e
FB		 264void cpu_smm_update(CPUState *env)
265{
266}
267
28ab0e2e
FB		 268uint64_t cpu_get_tsc(CPUX86State *env)
269{
270 return cpu_get_real_ticks();
271}
272
5fafdf24 273static void write_dt(void *ptr, unsigned long addr, unsigned long limit,
f4beb510 274 int flags)
6dbad63e 275{
f4beb510 276 unsigned int e1, e2;
53a5960a 277 uint32_t *p;
6dbad63e
FB		 278 e1 = (addr << 16) | (limit & 0xffff);
279 e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000);
f4beb510 280 e2 |= flags;
53a5960a 281 p = ptr;
d538e8f5 282 p[0] = tswap32(e1);
283 p[1] = tswap32(e2);
f4beb510
FB		 284}
285
e441570f 286static uint64_t *idt_table;
eb38c52c 287#ifdef TARGET_X86_64
d2fd1af7
FB		 288static void set_gate64(void *ptr, unsigned int type, unsigned int dpl,
289 uint64_t addr, unsigned int sel)
f4beb510 290{
4dbc422b 291 uint32_t *p, e1, e2;
f4beb510
FB		 292 e1 = (addr & 0xffff) | (sel << 16);
293 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
53a5960a 294 p = ptr;
4dbc422b
FB		 295 p[0] = tswap32(e1);
296 p[1] = tswap32(e2);
297 p[2] = tswap32(addr >> 32);
298 p[3] = 0;
6dbad63e 299}
d2fd1af7
FB		 300/* only dpl matters as we do only user space emulation */
301static void set_idt(int n, unsigned int dpl)
302{
303 set_gate64(idt_table + n * 2, 0, dpl, 0, 0);
304}
305#else
d2fd1af7
FB		 306static void set_gate(void *ptr, unsigned int type, unsigned int dpl,
307 uint32_t addr, unsigned int sel)
308{
4dbc422b 309 uint32_t *p, e1, e2;
d2fd1af7
FB		 310 e1 = (addr & 0xffff) | (sel << 16);
311 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
312 p = ptr;
4dbc422b
FB		 313 p[0] = tswap32(e1);
314 p[1] = tswap32(e2);
d2fd1af7
FB		 315}
316
f4beb510
FB		 317/* only dpl matters as we do only user space emulation */
318static void set_idt(int n, unsigned int dpl)
319{
320 set_gate(idt_table + n, 0, dpl, 0, 0);
321}
d2fd1af7 322#endif
31e31b8a 323
89e957e7 324void cpu_loop(CPUX86State *env)
1b6b029e 325{
bc8a22cc 326 int trapnr;
992f48a0 327 abi_ulong pc;
9de5e440 328 target_siginfo_t info;
851e67a1 329
1b6b029e 330 for(;;) {
bc8a22cc 331 trapnr = cpu_x86_exec(env);
bc8a22cc 332 switch(trapnr) {
f4beb510 333 case 0x80:
d2fd1af7 334 /* linux syscall from int $0x80 */
5fafdf24
TS		 335 env->regs[R_EAX] = do_syscall(env,
336 env->regs[R_EAX],
f4beb510
FB		 337 env->regs[R_EBX],
338 env->regs[R_ECX],
339 env->regs[R_EDX],
340 env->regs[R_ESI],
341 env->regs[R_EDI],
342 env->regs[R_EBP]);
343 break;
d2fd1af7
FB		 344#ifndef TARGET_ABI32
345 case EXCP_SYSCALL:
346 /* linux syscall from syscall intruction */
347 env->regs[R_EAX] = do_syscall(env,
348 env->regs[R_EAX],
349 env->regs[R_EDI],
350 env->regs[R_ESI],
351 env->regs[R_EDX],
352 env->regs[10],
353 env->regs[8],
354 env->regs[9]);
355 env->eip = env->exception_next_eip;
356 break;
357#endif
f4beb510
FB		 358 case EXCP0B_NOSEG:
359 case EXCP0C_STACK:
360 info.si_signo = SIGBUS;
361 info.si_errno = 0;
362 info.si_code = TARGET_SI_KERNEL;
363 info._sifields._sigfault._addr = 0;
624f7979 364 queue_signal(env, info.si_signo, &info);
f4beb510 365 break;
1b6b029e 366 case EXCP0D_GPF:
d2fd1af7 367 /* XXX: potential problem if ABI32 */
84409ddb 368#ifndef TARGET_X86_64
851e67a1 369 if (env->eflags & VM_MASK) {
89e957e7 370 handle_vm86_fault(env);
84409ddb
JM		 371 } else
372#endif
373 {
f4beb510
FB		 374 info.si_signo = SIGSEGV;
375 info.si_errno = 0;
376 info.si_code = TARGET_SI_KERNEL;
377 info._sifields._sigfault._addr = 0;
624f7979 378 queue_signal(env, info.si_signo, &info);
1b6b029e
FB		 379 }
380 break;
b689bc57
FB		 381 case EXCP0E_PAGE:
382 info.si_signo = SIGSEGV;
383 info.si_errno = 0;
384 if (!(env->error_code & 1))
385 info.si_code = TARGET_SEGV_MAPERR;
386 else
387 info.si_code = TARGET_SEGV_ACCERR;
970a87a6 388 info._sifields._sigfault._addr = env->cr[2];
624f7979 389 queue_signal(env, info.si_signo, &info);
b689bc57 390 break;
9de5e440 391 case EXCP00_DIVZ:
84409ddb 392#ifndef TARGET_X86_64
bc8a22cc 393 if (env->eflags & VM_MASK) {
447db213 394 handle_vm86_trap(env, trapnr);
84409ddb
JM		 395 } else
396#endif
397 {
bc8a22cc
FB		 398 /* division by zero */
399 info.si_signo = SIGFPE;
400 info.si_errno = 0;
401 info.si_code = TARGET_FPE_INTDIV;
402 info._sifields._sigfault._addr = env->eip;
624f7979 403 queue_signal(env, info.si_signo, &info);
bc8a22cc 404 }
9de5e440 405 break;
447db213
FB		 406 case EXCP01_SSTP:
407 case EXCP03_INT3:
84409ddb 408#ifndef TARGET_X86_64
447db213
FB		 409 if (env->eflags & VM_MASK) {
410 handle_vm86_trap(env, trapnr);
84409ddb
JM		 411 } else
412#endif
413 {
447db213
FB		 414 info.si_signo = SIGTRAP;
415 info.si_errno = 0;
416 if (trapnr == EXCP01_SSTP) {
417 info.si_code = TARGET_TRAP_BRKPT;
418 info._sifields._sigfault._addr = env->eip;
419 } else {
420 info.si_code = TARGET_SI_KERNEL;
421 info._sifields._sigfault._addr = 0;
422 }
624f7979 423 queue_signal(env, info.si_signo, &info);
447db213
FB		 424 }
425 break;
9de5e440
FB		 426 case EXCP04_INTO:
427 case EXCP05_BOUND:
84409ddb 428#ifndef TARGET_X86_64
bc8a22cc 429 if (env->eflags & VM_MASK) {
447db213 430 handle_vm86_trap(env, trapnr);
84409ddb
JM		 431 } else
432#endif
433 {
bc8a22cc
FB		 434 info.si_signo = SIGSEGV;
435 info.si_errno = 0;
b689bc57 436 info.si_code = TARGET_SI_KERNEL;
bc8a22cc 437 info._sifields._sigfault._addr = 0;
624f7979 438 queue_signal(env, info.si_signo, &info);
bc8a22cc 439 }
9de5e440
FB		 440 break;
441 case EXCP06_ILLOP:
442 info.si_signo = SIGILL;
443 info.si_errno = 0;
444 info.si_code = TARGET_ILL_ILLOPN;
445 info._sifields._sigfault._addr = env->eip;
624f7979 446 queue_signal(env, info.si_signo, &info);
9de5e440
FB		 447 break;
448 case EXCP_INTERRUPT:
449 /* just indicate that signals should be handled asap */
450 break;
1fddef4b
FB		 451 case EXCP_DEBUG:
452 {
453 int sig;
454
455 sig = gdb_handlesig (env, TARGET_SIGTRAP);
456 if (sig)
457 {
458 info.si_signo = sig;
459 info.si_errno = 0;
460 info.si_code = TARGET_TRAP_BRKPT;
624f7979 461 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 462 }
463 }
464 break;
1b6b029e 465 default:
970a87a6 466 pc = env->segs[R_CS].base + env->eip;
5fafdf24 467 fprintf(stderr, "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
bc8a22cc 468 (long)pc, trapnr);
1b6b029e
FB		 469 abort();
470 }
66fb9763 471 process_pending_signals(env);
1b6b029e
FB		 472 }
473}
b346ff46
FB		 474#endif
475
476#ifdef TARGET_ARM
477
992f48a0 478static void arm_cache_flush(abi_ulong start, abi_ulong last)
6f1f31c0 479{
992f48a0 480 abi_ulong addr, last1;
6f1f31c0
FB		 481
482 if (last < start)
483 return;
484 addr = start;
485 for(;;) {
486 last1 = ((addr + TARGET_PAGE_SIZE) & TARGET_PAGE_MASK) - 1;
487 if (last1 > last)
488 last1 = last;
489 tb_invalidate_page_range(addr, last1 + 1);
490 if (last1 == last)
491 break;
492 addr = last1 + 1;
493 }
494}
495
fbb4a2e3
PB		 496/* Handle a jump to the kernel code page. */
497static int
498do_kernel_trap(CPUARMState *env)
499{
500 uint32_t addr;
501 uint32_t cpsr;
502 uint32_t val;
503
504 switch (env->regs[15]) {
505 case 0xffff0fa0: /* __kernel_memory_barrier */
506 /* ??? No-op. Will need to do better for SMP. */
507 break;
508 case 0xffff0fc0: /* __kernel_cmpxchg */
d5975363
PB		 509 /* XXX: This only works between threads, not between processes.
510 It's probably possible to implement this with native host
511 operations. However things like ldrex/strex are much harder so
512 there's not much point trying. */
513 start_exclusive();
fbb4a2e3
PB		 514 cpsr = cpsr_read(env);
515 addr = env->regs[2];
516 /* FIXME: This should SEGV if the access fails. */
517 if (get_user_u32(val, addr))
518 val = ~env->regs[0];
519 if (val == env->regs[0]) {
520 val = env->regs[1];
521 /* FIXME: Check for segfaults. */
522 put_user_u32(val, addr);
523 env->regs[0] = 0;
524 cpsr |= CPSR_C;
525 } else {
526 env->regs[0] = -1;
527 cpsr &= ~CPSR_C;
528 }
529 cpsr_write(env, cpsr, CPSR_C);
d5975363 530 end_exclusive();
fbb4a2e3
PB		 531 break;
532 case 0xffff0fe0: /* __kernel_get_tls */
533 env->regs[0] = env->cp15.c13_tls2;
534 break;
535 default:
536 return 1;
537 }
538 /* Jump back to the caller. */
539 addr = env->regs[14];
540 if (addr & 1) {
541 env->thumb = 1;
542 addr &= ~1;
543 }
544 env->regs[15] = addr;
545
546 return 0;
547}
548
b346ff46
FB		 549void cpu_loop(CPUARMState *env)
550{
551 int trapnr;
552 unsigned int n, insn;
553 target_siginfo_t info;
b5ff1b31 554 uint32_t addr;
3b46e624 555
b346ff46 556 for(;;) {
d5975363 557 cpu_exec_start(env);
b346ff46 558 trapnr = cpu_arm_exec(env);
d5975363 559 cpu_exec_end(env);
b346ff46
FB		 560 switch(trapnr) {
561 case EXCP_UDEF:
c6981055
FB		 562 {
563 TaskState *ts = env->opaque;
564 uint32_t opcode;
6d9a42be 565 int rc;
c6981055
FB		 566
567 /* we handle the FPU emulation here, as Linux */
568 /* we get the opcode */
2f619698
FB		 569 /* FIXME - what to do if get_user() fails? */
570 get_user_u32(opcode, env->regs[15]);
3b46e624 571
6d9a42be
AJ		 572 rc = EmulateAll(opcode, &ts->fpa, env);
573 if (rc == 0) { /* illegal instruction */
c6981055
FB		 574 info.si_signo = SIGILL;
575 info.si_errno = 0;
576 info.si_code = TARGET_ILL_ILLOPN;
577 info._sifields._sigfault._addr = env->regs[15];
624f7979 578 queue_signal(env, info.si_signo, &info);
6d9a42be
AJ		 579 } else if (rc < 0) { /* FP exception */
580 int arm_fpe=0;
581
582 /* translate softfloat flags to FPSR flags */
583 if (-rc & float_flag_invalid)
584 arm_fpe |= BIT_IOC;
585 if (-rc & float_flag_divbyzero)
586 arm_fpe |= BIT_DZC;
587 if (-rc & float_flag_overflow)
588 arm_fpe |= BIT_OFC;
589 if (-rc & float_flag_underflow)
590 arm_fpe |= BIT_UFC;
591 if (-rc & float_flag_inexact)
592 arm_fpe |= BIT_IXC;
593
594 FPSR fpsr = ts->fpa.fpsr;
595 //printf("fpsr 0x%x, arm_fpe 0x%x\n",fpsr,arm_fpe);
596
597 if (fpsr & (arm_fpe << 16)) { /* exception enabled? */
598 info.si_signo = SIGFPE;
599 info.si_errno = 0;
600
601 /* ordered by priority, least first */
602 if (arm_fpe & BIT_IXC) info.si_code = TARGET_FPE_FLTRES;
603 if (arm_fpe & BIT_UFC) info.si_code = TARGET_FPE_FLTUND;
604 if (arm_fpe & BIT_OFC) info.si_code = TARGET_FPE_FLTOVF;
605 if (arm_fpe & BIT_DZC) info.si_code = TARGET_FPE_FLTDIV;
606 if (arm_fpe & BIT_IOC) info.si_code = TARGET_FPE_FLTINV;
607
608 info._sifields._sigfault._addr = env->regs[15];
624f7979 609 queue_signal(env, info.si_signo, &info);
6d9a42be
AJ		 610 } else {
611 env->regs[15] += 4;
612 }
613
614 /* accumulate unenabled exceptions */
615 if ((!(fpsr & BIT_IXE)) && (arm_fpe & BIT_IXC))
616 fpsr |= BIT_IXC;
617 if ((!(fpsr & BIT_UFE)) && (arm_fpe & BIT_UFC))
618 fpsr |= BIT_UFC;
619 if ((!(fpsr & BIT_OFE)) && (arm_fpe & BIT_OFC))
620 fpsr |= BIT_OFC;
621 if ((!(fpsr & BIT_DZE)) && (arm_fpe & BIT_DZC))
622 fpsr |= BIT_DZC;
623 if ((!(fpsr & BIT_IOE)) && (arm_fpe & BIT_IOC))
624 fpsr |= BIT_IOC;
625 ts->fpa.fpsr=fpsr;
626 } else { /* everything OK */
c6981055
FB		 627 /* increment PC */
628 env->regs[15] += 4;
629 }
630 }
b346ff46
FB		 631 break;
632 case EXCP_SWI:
06c949e6 633 case EXCP_BKPT:
b346ff46 634 {
ce4defa0 635 env->eabi = 1;
b346ff46 636 /* system call */
06c949e6
PB		 637 if (trapnr == EXCP_BKPT) {
638 if (env->thumb) {
2f619698
FB		 639 /* FIXME - what to do if get_user() fails? */
640 get_user_u16(insn, env->regs[15]);
06c949e6
PB		 641 n = insn & 0xff;
642 env->regs[15] += 2;
643 } else {
2f619698
FB		 644 /* FIXME - what to do if get_user() fails? */
645 get_user_u32(insn, env->regs[15]);
06c949e6
PB		 646 n = (insn & 0xf) | ((insn >> 4) & 0xff0);
647 env->regs[15] += 4;
648 }
192c7bd9 649 } else {
06c949e6 650 if (env->thumb) {
2f619698
FB		 651 /* FIXME - what to do if get_user() fails? */
652 get_user_u16(insn, env->regs[15] - 2);
06c949e6
PB		 653 n = insn & 0xff;
654 } else {
2f619698
FB		 655 /* FIXME - what to do if get_user() fails? */
656 get_user_u32(insn, env->regs[15] - 4);
06c949e6
PB		 657 n = insn & 0xffffff;
658 }
192c7bd9
FB		 659 }
660
6f1f31c0
FB		 661 if (n == ARM_NR_cacheflush) {
662 arm_cache_flush(env->regs[0], env->regs[1]);
a4f81979
FB		 663 } else if (n == ARM_NR_semihosting
664 || n == ARM_NR_thumb_semihosting) {
665 env->regs[0] = do_arm_semihosting (env);
ce4defa0 666 } else if (n == 0 || n >= ARM_SYSCALL_BASE
192c7bd9 667 || (env->thumb && n == ARM_THUMB_SYSCALL)) {
b346ff46 668 /* linux syscall */
ce4defa0 669 if (env->thumb || n == 0) {
192c7bd9
FB		 670 n = env->regs[7];
671 } else {
672 n -= ARM_SYSCALL_BASE;
ce4defa0 673 env->eabi = 0;
192c7bd9 674 }
fbb4a2e3
PB		 675 if ( n > ARM_NR_BASE) {
676 switch (n) {
677 case ARM_NR_cacheflush:
678 arm_cache_flush(env->regs[0], env->regs[1]);
679 break;
680 case ARM_NR_set_tls:
681 cpu_set_tls(env, env->regs[0]);
682 env->regs[0] = 0;
683 break;
684 default:
685 gemu_log("qemu: Unsupported ARM syscall: 0x%x\n",
686 n);
687 env->regs[0] = -TARGET_ENOSYS;
688 break;
689 }
690 } else {
691 env->regs[0] = do_syscall(env,
692 n,
693 env->regs[0],
694 env->regs[1],
695 env->regs[2],
696 env->regs[3],
697 env->regs[4],
698 env->regs[5]);
699 }
b346ff46
FB		 700 } else {
701 goto error;
702 }
703 }
704 break;
43fff238
FB		 705 case EXCP_INTERRUPT:
706 /* just indicate that signals should be handled asap */
707 break;
68016c62 708 case EXCP_PREFETCH_ABORT:
eae473c1 709 addr = env->cp15.c6_insn;
b5ff1b31 710 goto do_segv;
68016c62 711 case EXCP_DATA_ABORT:
eae473c1 712 addr = env->cp15.c6_data;
b5ff1b31
FB		 713 goto do_segv;
714 do_segv:
68016c62
FB		 715 {
716 info.si_signo = SIGSEGV;
717 info.si_errno = 0;
718 /* XXX: check env->error_code */
719 info.si_code = TARGET_SEGV_MAPERR;
b5ff1b31 720 info._sifields._sigfault._addr = addr;
624f7979 721 queue_signal(env, info.si_signo, &info);
68016c62
FB		 722 }
723 break;
1fddef4b
FB		 724 case EXCP_DEBUG:
725 {
726 int sig;
727
728 sig = gdb_handlesig (env, TARGET_SIGTRAP);
729 if (sig)
730 {
731 info.si_signo = sig;
732 info.si_errno = 0;
733 info.si_code = TARGET_TRAP_BRKPT;
624f7979 734 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 735 }
736 }
737 break;
fbb4a2e3
PB		 738 case EXCP_KERNEL_TRAP:
739 if (do_kernel_trap(env))
740 goto error;
741 break;
b346ff46
FB		 742 default:
743 error:
5fafdf24 744 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
b346ff46 745 trapnr);
7fe48483 746 cpu_dump_state(env, stderr, fprintf, 0);
b346ff46
FB		 747 abort();
748 }
749 process_pending_signals(env);
750 }
751}
752
753#endif
1b6b029e 754
93ac68bc 755#ifdef TARGET_SPARC
ed23fbd9 756#define SPARC64_STACK_BIAS 2047
93ac68bc 757
060366c5
FB		 758//#define DEBUG_WIN
759
2623cbaf
FB		 760/* WARNING: dealing with register windows _is_ complicated. More info
761 can be found at http://www.sics.se/~psm/sparcstack.html */
060366c5
FB		 762static inline int get_reg_index(CPUSPARCState *env, int cwp, int index)
763{
1a14026e 764 index = (index + cwp * 16) % (16 * env->nwindows);
060366c5
FB		 765 /* wrap handling : if cwp is on the last window, then we use the
766 registers 'after' the end */
1a14026e
BS		 767 if (index < 8 && env->cwp == env->nwindows - 1)
768 index += 16 * env->nwindows;
060366c5
FB		 769 return index;
770}
771
2623cbaf
FB		 772/* save the register window 'cwp1' */
773static inline void save_window_offset(CPUSPARCState *env, int cwp1)
060366c5 774{
2623cbaf 775 unsigned int i;
992f48a0 776 abi_ulong sp_ptr;
3b46e624 777
53a5960a 778 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
ed23fbd9
BS		 779#ifdef TARGET_SPARC64
780 if (sp_ptr & 3)
781 sp_ptr += SPARC64_STACK_BIAS;
782#endif
060366c5 783#if defined(DEBUG_WIN)
2daf0284
BS		 784 printf("win_overflow: sp_ptr=0x" TARGET_ABI_FMT_lx " save_cwp=%d\n",
785 sp_ptr, cwp1);
060366c5 786#endif
2623cbaf 787 for(i = 0; i < 16; i++) {
2f619698
FB		 788 /* FIXME - what to do if put_user() fails? */
789 put_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
992f48a0 790 sp_ptr += sizeof(abi_ulong);
2623cbaf 791 }
060366c5
FB		 792}
793
794static void save_window(CPUSPARCState *env)
795{
5ef54116 796#ifndef TARGET_SPARC64
2623cbaf 797 unsigned int new_wim;
1a14026e
BS		 798 new_wim = ((env->wim >> 1) | (env->wim << (env->nwindows - 1))) &
799 ((1LL << env->nwindows) - 1);
800 save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
2623cbaf 801 env->wim = new_wim;
5ef54116 802#else
1a14026e 803 save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
5ef54116
FB		 804 env->cansave++;
805 env->canrestore--;
806#endif
060366c5
FB		 807}
808
809static void restore_window(CPUSPARCState *env)
810{
eda52953
BS		 811#ifndef TARGET_SPARC64
812 unsigned int new_wim;
813#endif
814 unsigned int i, cwp1;
992f48a0 815 abi_ulong sp_ptr;
3b46e624 816
eda52953 817#ifndef TARGET_SPARC64
1a14026e
BS		 818 new_wim = ((env->wim << 1) | (env->wim >> (env->nwindows - 1))) &
819 ((1LL << env->nwindows) - 1);
eda52953 820#endif
3b46e624 821
060366c5 822 /* restore the invalid window */
1a14026e 823 cwp1 = cpu_cwp_inc(env, env->cwp + 1);
53a5960a 824 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
ed23fbd9
BS		 825#ifdef TARGET_SPARC64
826 if (sp_ptr & 3)
827 sp_ptr += SPARC64_STACK_BIAS;
828#endif
060366c5 829#if defined(DEBUG_WIN)
2daf0284
BS		 830 printf("win_underflow: sp_ptr=0x" TARGET_ABI_FMT_lx " load_cwp=%d\n",
831 sp_ptr, cwp1);
060366c5 832#endif
2623cbaf 833 for(i = 0; i < 16; i++) {
2f619698
FB		 834 /* FIXME - what to do if get_user() fails? */
835 get_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
992f48a0 836 sp_ptr += sizeof(abi_ulong);
2623cbaf 837 }
5ef54116
FB		 838#ifdef TARGET_SPARC64
839 env->canrestore++;
1a14026e
BS		 840 if (env->cleanwin < env->nwindows - 1)
841 env->cleanwin++;
5ef54116 842 env->cansave--;
eda52953
BS		 843#else
844 env->wim = new_wim;
5ef54116 845#endif
060366c5
FB		 846}
847
848static void flush_windows(CPUSPARCState *env)
849{
850 int offset, cwp1;
2623cbaf
FB		 851
852 offset = 1;
060366c5
FB		 853 for(;;) {
854 /* if restore would invoke restore_window(), then we can stop */
1a14026e 855 cwp1 = cpu_cwp_inc(env, env->cwp + offset);
eda52953 856#ifndef TARGET_SPARC64
060366c5
FB		 857 if (env->wim & (1 << cwp1))
858 break;
eda52953
BS		 859#else
860 if (env->canrestore == 0)
861 break;
862 env->cansave++;
863 env->canrestore--;
864#endif
2623cbaf 865 save_window_offset(env, cwp1);
060366c5
FB		 866 offset++;
867 }
1a14026e 868 cwp1 = cpu_cwp_inc(env, env->cwp + 1);
eda52953
BS		 869#ifndef TARGET_SPARC64
870 /* set wim so that restore will reload the registers */
2623cbaf 871 env->wim = 1 << cwp1;
eda52953 872#endif
2623cbaf
FB		 873#if defined(DEBUG_WIN)
874 printf("flush_windows: nb=%d\n", offset - 1);
80a9d035 875#endif
2623cbaf 876}
060366c5 877
93ac68bc
FB		 878void cpu_loop (CPUSPARCState *env)
879{
060366c5 880 int trapnr, ret;
61ff6f58 881 target_siginfo_t info;
3b46e624 882
060366c5
FB		 883 while (1) {
884 trapnr = cpu_sparc_exec (env);
3b46e624 885
060366c5 886 switch (trapnr) {
5ef54116 887#ifndef TARGET_SPARC64
5fafdf24 888 case 0x88:
060366c5 889 case 0x90:
5ef54116 890#else
cb33da57 891 case 0x110:
5ef54116
FB		 892 case 0x16d:
893#endif
060366c5 894 ret = do_syscall (env, env->gregs[1],
5fafdf24
TS		 895 env->regwptr[0], env->regwptr[1],
896 env->regwptr[2], env->regwptr[3],
060366c5
FB		 897 env->regwptr[4], env->regwptr[5]);
898 if ((unsigned int)ret >= (unsigned int)(-515)) {
992f48a0 899#if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
27908725
FB		 900 env->xcc |= PSR_CARRY;
901#else
060366c5 902 env->psr |= PSR_CARRY;
27908725 903#endif
060366c5
FB		 904 ret = -ret;
905 } else {
992f48a0 906#if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
27908725
FB		 907 env->xcc &= ~PSR_CARRY;
908#else
060366c5 909 env->psr &= ~PSR_CARRY;
27908725 910#endif
060366c5
FB		 911 }
912 env->regwptr[0] = ret;
913 /* next instruction */
914 env->pc = env->npc;
915 env->npc = env->npc + 4;
916 break;
917 case 0x83: /* flush windows */
992f48a0
BS		 918#ifdef TARGET_ABI32
919 case 0x103:
920#endif
2623cbaf 921 flush_windows(env);
060366c5
FB		 922 /* next instruction */
923 env->pc = env->npc;
924 env->npc = env->npc + 4;
925 break;
3475187d 926#ifndef TARGET_SPARC64
060366c5
FB		 927 case TT_WIN_OVF: /* window overflow */
928 save_window(env);
929 break;
930 case TT_WIN_UNF: /* window underflow */
931 restore_window(env);
932 break;
61ff6f58
FB		 933 case TT_TFAULT:
934 case TT_DFAULT:
935 {
936 info.si_signo = SIGSEGV;
937 info.si_errno = 0;
938 /* XXX: check env->error_code */
939 info.si_code = TARGET_SEGV_MAPERR;
940 info._sifields._sigfault._addr = env->mmuregs[4];
624f7979 941 queue_signal(env, info.si_signo, &info);
61ff6f58
FB		 942 }
943 break;
3475187d 944#else
5ef54116
FB		 945 case TT_SPILL: /* window overflow */
946 save_window(env);
947 break;
948 case TT_FILL: /* window underflow */
949 restore_window(env);
950 break;
7f84a729
BS		 951 case TT_TFAULT:
952 case TT_DFAULT:
953 {
954 info.si_signo = SIGSEGV;
955 info.si_errno = 0;
956 /* XXX: check env->error_code */
957 info.si_code = TARGET_SEGV_MAPERR;
958 if (trapnr == TT_DFAULT)
959 info._sifields._sigfault._addr = env->dmmuregs[4];
960 else
375ee38b 961 info._sifields._sigfault._addr = env->tsptr->tpc;
624f7979 962 queue_signal(env, info.si_signo, &info);
7f84a729
BS		 963 }
964 break;
27524dc3 965#ifndef TARGET_ABI32
5bfb56b2
BS		 966 case 0x16e:
967 flush_windows(env);
968 sparc64_get_context(env);
969 break;
970 case 0x16f:
971 flush_windows(env);
972 sparc64_set_context(env);
973 break;
27524dc3 974#endif
3475187d 975#endif
48dc41eb
FB		 976 case EXCP_INTERRUPT:
977 /* just indicate that signals should be handled asap */
978 break;
1fddef4b
FB		 979 case EXCP_DEBUG:
980 {
981 int sig;
982
983 sig = gdb_handlesig (env, TARGET_SIGTRAP);
984 if (sig)
985 {
986 info.si_signo = sig;
987 info.si_errno = 0;
988 info.si_code = TARGET_TRAP_BRKPT;
624f7979 989 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 990 }
991 }
992 break;
060366c5
FB		 993 default:
994 printf ("Unhandled trap: 0x%x\n", trapnr);
7fe48483 995 cpu_dump_state(env, stderr, fprintf, 0);
060366c5
FB		 996 exit (1);
997 }
998 process_pending_signals (env);
999 }
93ac68bc
FB		 1000}
1001
1002#endif
1003
67867308 1004#ifdef TARGET_PPC
9fddaa0c
FB		 1005static inline uint64_t cpu_ppc_get_tb (CPUState *env)
1006{
1007 /* TO FIX */
1008 return 0;
1009}
3b46e624 1010
9fddaa0c
FB		 1011uint32_t cpu_ppc_load_tbl (CPUState *env)
1012{
1013 return cpu_ppc_get_tb(env) & 0xFFFFFFFF;
1014}
3b46e624 1015
9fddaa0c
FB		 1016uint32_t cpu_ppc_load_tbu (CPUState *env)
1017{
1018 return cpu_ppc_get_tb(env) >> 32;
1019}
3b46e624 1020
a062e36c 1021uint32_t cpu_ppc_load_atbl (CPUState *env)
9fddaa0c 1022{
a062e36c 1023 return cpu_ppc_get_tb(env) & 0xFFFFFFFF;
9fddaa0c 1024}
5fafdf24 1025
a062e36c 1026uint32_t cpu_ppc_load_atbu (CPUState *env)
9fddaa0c 1027{
a062e36c 1028 return cpu_ppc_get_tb(env) >> 32;
9fddaa0c 1029}
76a66253 1030
76a66253
JM		 1031uint32_t cpu_ppc601_load_rtcu (CPUState *env)
1032__attribute__ (( alias ("cpu_ppc_load_tbu") ));
1033
76a66253 1034uint32_t cpu_ppc601_load_rtcl (CPUState *env)
9fddaa0c 1035{
76a66253 1036 return cpu_ppc_load_tbl(env) & 0x3FFFFF80;
9fddaa0c 1037}
76a66253 1038
a750fc0b
JM		 1039/* XXX: to be fixed */
1040int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp)
1041{
1042 return -1;
1043}
1044
1045int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val)
1046{
1047 return -1;
1048}
1049
e1833e1f
JM		 1050#define EXCP_DUMP(env, fmt, args...) \
1051do { \
1052 fprintf(stderr, fmt , ##args); \
1053 cpu_dump_state(env, stderr, fprintf, 0); \
1054 if (loglevel != 0) { \
1055 fprintf(logfile, fmt , ##args); \
1056 cpu_dump_state(env, logfile, fprintf, 0); \
1057 } \
1058} while (0)
1059
67867308
FB		 1060void cpu_loop(CPUPPCState *env)
1061{
67867308 1062 target_siginfo_t info;
61190b14
FB		 1063 int trapnr;
1064 uint32_t ret;
3b46e624 1065
67867308
FB		 1066 for(;;) {
1067 trapnr = cpu_ppc_exec(env);
1068 switch(trapnr) {
e1833e1f
JM		 1069 case POWERPC_EXCP_NONE:
1070 /* Just go on */
67867308 1071 break;
e1833e1f
JM		 1072 case POWERPC_EXCP_CRITICAL: /* Critical input */
1073 cpu_abort(env, "Critical interrupt while in user mode. "
1074 "Aborting\n");
61190b14 1075 break;
e1833e1f
JM		 1076 case POWERPC_EXCP_MCHECK: /* Machine check exception */
1077 cpu_abort(env, "Machine check exception while in user mode. "
1078 "Aborting\n");
1079 break;
1080 case POWERPC_EXCP_DSI: /* Data storage exception */
1081 EXCP_DUMP(env, "Invalid data memory access: 0x" ADDRX "\n",
1082 env->spr[SPR_DAR]);
1083 /* XXX: check this. Seems bugged */
2be0071f
FB		 1084 switch (env->error_code & 0xFF000000) {
1085 case 0x40000000:
61190b14
FB		 1086 info.si_signo = TARGET_SIGSEGV;
1087 info.si_errno = 0;
1088 info.si_code = TARGET_SEGV_MAPERR;
1089 break;
2be0071f 1090 case 0x04000000:
61190b14
FB		 1091 info.si_signo = TARGET_SIGILL;
1092 info.si_errno = 0;
1093 info.si_code = TARGET_ILL_ILLADR;
1094 break;
2be0071f 1095 case 0x08000000:
61190b14
FB		 1096 info.si_signo = TARGET_SIGSEGV;
1097 info.si_errno = 0;
1098 info.si_code = TARGET_SEGV_ACCERR;
1099 break;
61190b14
FB		 1100 default:
1101 /* Let's send a regular segfault... */
e1833e1f
JM		 1102 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
1103 env->error_code);
61190b14
FB		 1104 info.si_signo = TARGET_SIGSEGV;
1105 info.si_errno = 0;
1106 info.si_code = TARGET_SEGV_MAPERR;
1107 break;
1108 }
67867308 1109 info._sifields._sigfault._addr = env->nip;
624f7979 1110 queue_signal(env, info.si_signo, &info);
67867308 1111 break;
e1833e1f
JM		 1112 case POWERPC_EXCP_ISI: /* Instruction storage exception */
1113 EXCP_DUMP(env, "Invalid instruction fetch: 0x\n" ADDRX "\n",
f10c315f 1114 env->spr[SPR_SRR0]);
e1833e1f 1115 /* XXX: check this */
2be0071f
FB		 1116 switch (env->error_code & 0xFF000000) {
1117 case 0x40000000:
61190b14 1118 info.si_signo = TARGET_SIGSEGV;
67867308 1119 info.si_errno = 0;
61190b14
FB		 1120 info.si_code = TARGET_SEGV_MAPERR;
1121 break;
2be0071f
FB		 1122 case 0x10000000:
1123 case 0x08000000:
61190b14
FB		 1124 info.si_signo = TARGET_SIGSEGV;
1125 info.si_errno = 0;
1126 info.si_code = TARGET_SEGV_ACCERR;
1127 break;
1128 default:
1129 /* Let's send a regular segfault... */
e1833e1f
JM		 1130 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
1131 env->error_code);
61190b14
FB		 1132 info.si_signo = TARGET_SIGSEGV;
1133 info.si_errno = 0;
1134 info.si_code = TARGET_SEGV_MAPERR;
1135 break;
1136 }
1137 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1138 queue_signal(env, info.si_signo, &info);
67867308 1139 break;
e1833e1f
JM		 1140 case POWERPC_EXCP_EXTERNAL: /* External input */
1141 cpu_abort(env, "External interrupt while in user mode. "
1142 "Aborting\n");
1143 break;
1144 case POWERPC_EXCP_ALIGN: /* Alignment exception */
1145 EXCP_DUMP(env, "Unaligned memory access\n");
1146 /* XXX: check this */
61190b14 1147 info.si_signo = TARGET_SIGBUS;
67867308 1148 info.si_errno = 0;
61190b14
FB		 1149 info.si_code = TARGET_BUS_ADRALN;
1150 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1151 queue_signal(env, info.si_signo, &info);
67867308 1152 break;
e1833e1f
JM		 1153 case POWERPC_EXCP_PROGRAM: /* Program exception */
1154 /* XXX: check this */
61190b14 1155 switch (env->error_code & ~0xF) {
e1833e1f
JM		 1156 case POWERPC_EXCP_FP:
1157 EXCP_DUMP(env, "Floating point program exception\n");
61190b14
FB		 1158 info.si_signo = TARGET_SIGFPE;
1159 info.si_errno = 0;
1160 switch (env->error_code & 0xF) {
e1833e1f 1161 case POWERPC_EXCP_FP_OX:
61190b14
FB		 1162 info.si_code = TARGET_FPE_FLTOVF;
1163 break;
e1833e1f 1164 case POWERPC_EXCP_FP_UX:
61190b14
FB		 1165 info.si_code = TARGET_FPE_FLTUND;
1166 break;
e1833e1f
JM		 1167 case POWERPC_EXCP_FP_ZX:
1168 case POWERPC_EXCP_FP_VXZDZ:
61190b14
FB		 1169 info.si_code = TARGET_FPE_FLTDIV;
1170 break;
e1833e1f 1171 case POWERPC_EXCP_FP_XX:
61190b14
FB		 1172 info.si_code = TARGET_FPE_FLTRES;
1173 break;
e1833e1f 1174 case POWERPC_EXCP_FP_VXSOFT:
61190b14
FB		 1175 info.si_code = TARGET_FPE_FLTINV;
1176 break;
7c58044c 1177 case POWERPC_EXCP_FP_VXSNAN:
e1833e1f
JM		 1178 case POWERPC_EXCP_FP_VXISI:
1179 case POWERPC_EXCP_FP_VXIDI:
1180 case POWERPC_EXCP_FP_VXIMZ:
1181 case POWERPC_EXCP_FP_VXVC:
1182 case POWERPC_EXCP_FP_VXSQRT:
1183 case POWERPC_EXCP_FP_VXCVI:
61190b14
FB		 1184 info.si_code = TARGET_FPE_FLTSUB;
1185 break;
1186 default:
e1833e1f
JM		 1187 EXCP_DUMP(env, "Unknown floating point exception (%02x)\n",
1188 env->error_code);
1189 break;
61190b14 1190 }
e1833e1f
JM		 1191 break;
1192 case POWERPC_EXCP_INVAL:
1193 EXCP_DUMP(env, "Invalid instruction\n");
61190b14
FB		 1194 info.si_signo = TARGET_SIGILL;
1195 info.si_errno = 0;
1196 switch (env->error_code & 0xF) {
e1833e1f 1197 case POWERPC_EXCP_INVAL_INVAL:
61190b14
FB		 1198 info.si_code = TARGET_ILL_ILLOPC;
1199 break;
e1833e1f 1200 case POWERPC_EXCP_INVAL_LSWX:
a750fc0b 1201 info.si_code = TARGET_ILL_ILLOPN;
61190b14 1202 break;
e1833e1f 1203 case POWERPC_EXCP_INVAL_SPR:
61190b14
FB		 1204 info.si_code = TARGET_ILL_PRVREG;
1205 break;
e1833e1f 1206 case POWERPC_EXCP_INVAL_FP:
61190b14
FB		 1207 info.si_code = TARGET_ILL_COPROC;
1208 break;
1209 default:
e1833e1f
JM		 1210 EXCP_DUMP(env, "Unknown invalid operation (%02x)\n",
1211 env->error_code & 0xF);
61190b14
FB		 1212 info.si_code = TARGET_ILL_ILLADR;
1213 break;
1214 }
1215 break;
e1833e1f
JM		 1216 case POWERPC_EXCP_PRIV:
1217 EXCP_DUMP(env, "Privilege violation\n");
61190b14
FB		 1218 info.si_signo = TARGET_SIGILL;
1219 info.si_errno = 0;
1220 switch (env->error_code & 0xF) {
e1833e1f 1221 case POWERPC_EXCP_PRIV_OPC:
61190b14
FB		 1222 info.si_code = TARGET_ILL_PRVOPC;
1223 break;
e1833e1f 1224 case POWERPC_EXCP_PRIV_REG:
61190b14 1225 info.si_code = TARGET_ILL_PRVREG;
e1833e1f 1226 break;
61190b14 1227 default:
e1833e1f
JM		 1228 EXCP_DUMP(env, "Unknown privilege violation (%02x)\n",
1229 env->error_code & 0xF);
61190b14
FB		 1230 info.si_code = TARGET_ILL_PRVOPC;
1231 break;
1232 }
1233 break;
e1833e1f
JM		 1234 case POWERPC_EXCP_TRAP:
1235 cpu_abort(env, "Tried to call a TRAP\n");
1236 break;
61190b14
FB		 1237 default:
1238 /* Should not happen ! */
e1833e1f
JM		 1239 cpu_abort(env, "Unknown program exception (%02x)\n",
1240 env->error_code);
1241 break;
61190b14
FB		 1242 }
1243 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1244 queue_signal(env, info.si_signo, &info);
67867308 1245 break;
e1833e1f
JM		 1246 case POWERPC_EXCP_FPU: /* Floating-point unavailable exception */
1247 EXCP_DUMP(env, "No floating point allowed\n");
61190b14 1248 info.si_signo = TARGET_SIGILL;
67867308 1249 info.si_errno = 0;
61190b14
FB		 1250 info.si_code = TARGET_ILL_COPROC;
1251 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1252 queue_signal(env, info.si_signo, &info);
67867308 1253 break;
e1833e1f
JM		 1254 case POWERPC_EXCP_SYSCALL: /* System call exception */
1255 cpu_abort(env, "Syscall exception while in user mode. "
1256 "Aborting\n");
61190b14 1257 break;
e1833e1f
JM		 1258 case POWERPC_EXCP_APU: /* Auxiliary processor unavailable */
1259 EXCP_DUMP(env, "No APU instruction allowed\n");
1260 info.si_signo = TARGET_SIGILL;
1261 info.si_errno = 0;
1262 info.si_code = TARGET_ILL_COPROC;
1263 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1264 queue_signal(env, info.si_signo, &info);
61190b14 1265 break;
e1833e1f
JM		 1266 case POWERPC_EXCP_DECR: /* Decrementer exception */
1267 cpu_abort(env, "Decrementer interrupt while in user mode. "
1268 "Aborting\n");
61190b14 1269 break;
e1833e1f
JM		 1270 case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt */
1271 cpu_abort(env, "Fix interval timer interrupt while in user mode. "
1272 "Aborting\n");
1273 break;
1274 case POWERPC_EXCP_WDT: /* Watchdog timer interrupt */
1275 cpu_abort(env, "Watchdog timer interrupt while in user mode. "
1276 "Aborting\n");
1277 break;
1278 case POWERPC_EXCP_DTLB: /* Data TLB error */
1279 cpu_abort(env, "Data TLB exception while in user mode. "
1280 "Aborting\n");
1281 break;
1282 case POWERPC_EXCP_ITLB: /* Instruction TLB error */
1283 cpu_abort(env, "Instruction TLB exception while in user mode. "
1284 "Aborting\n");
1285 break;
1286 case POWERPC_EXCP_DEBUG: /* Debug interrupt */
1287 /* XXX: check this */
1fddef4b
FB		 1288 {
1289 int sig;
1290
e1833e1f
JM		 1291 sig = gdb_handlesig(env, TARGET_SIGTRAP);
1292 if (sig) {
1fddef4b
FB		 1293 info.si_signo = sig;
1294 info.si_errno = 0;
1295 info.si_code = TARGET_TRAP_BRKPT;
624f7979 1296 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 1297 }
1298 }
1299 break;
e1833e1f
JM		 1300 case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavail. */
1301 EXCP_DUMP(env, "No SPE/floating-point instruction allowed\n");
1302 info.si_signo = TARGET_SIGILL;
1303 info.si_errno = 0;
1304 info.si_code = TARGET_ILL_COPROC;
1305 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1306 queue_signal(env, info.si_signo, &info);
e1833e1f
JM		 1307 break;
1308 case POWERPC_EXCP_EFPDI: /* Embedded floating-point data IRQ */
1309 cpu_abort(env, "Embedded floating-point data IRQ not handled\n");
1310 break;
1311 case POWERPC_EXCP_EFPRI: /* Embedded floating-point round IRQ */
1312 cpu_abort(env, "Embedded floating-point round IRQ not handled\n");
1313 break;
1314 case POWERPC_EXCP_EPERFM: /* Embedded performance monitor IRQ */
1315 cpu_abort(env, "Performance monitor exception not handled\n");
1316 break;
1317 case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt */
1318 cpu_abort(env, "Doorbell interrupt while in user mode. "
1319 "Aborting\n");
1320 break;
1321 case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt */
1322 cpu_abort(env, "Doorbell critical interrupt while in user mode. "
1323 "Aborting\n");
1324 break;
1325 case POWERPC_EXCP_RESET: /* System reset exception */
1326 cpu_abort(env, "Reset interrupt while in user mode. "
1327 "Aborting\n");
1328 break;
e1833e1f
JM		 1329 case POWERPC_EXCP_DSEG: /* Data segment exception */
1330 cpu_abort(env, "Data segment exception while in user mode. "
1331 "Aborting\n");
1332 break;
1333 case POWERPC_EXCP_ISEG: /* Instruction segment exception */
1334 cpu_abort(env, "Instruction segment exception "
1335 "while in user mode. Aborting\n");
1336 break;
e85e7c6e 1337 /* PowerPC 64 with hypervisor mode support */
e1833e1f
JM		 1338 case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception */
1339 cpu_abort(env, "Hypervisor decrementer interrupt "
1340 "while in user mode. Aborting\n");
1341 break;
e1833e1f
JM		 1342 case POWERPC_EXCP_TRACE: /* Trace exception */
1343 /* Nothing to do:
1344 * we use this exception to emulate step-by-step execution mode.
1345 */
1346 break;
e85e7c6e 1347 /* PowerPC 64 with hypervisor mode support */
e1833e1f
JM		 1348 case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception */
1349 cpu_abort(env, "Hypervisor data storage exception "
1350 "while in user mode. Aborting\n");
1351 break;
1352 case POWERPC_EXCP_HISI: /* Hypervisor instruction storage excp */
1353 cpu_abort(env, "Hypervisor instruction storage exception "
1354 "while in user mode. Aborting\n");
1355 break;
1356 case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception */
1357 cpu_abort(env, "Hypervisor data segment exception "
1358 "while in user mode. Aborting\n");
1359 break;
1360 case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment excp */
1361 cpu_abort(env, "Hypervisor instruction segment exception "
1362 "while in user mode. Aborting\n");
1363 break;
e1833e1f
JM		 1364 case POWERPC_EXCP_VPU: /* Vector unavailable exception */
1365 EXCP_DUMP(env, "No Altivec instructions allowed\n");
1366 info.si_signo = TARGET_SIGILL;
1367 info.si_errno = 0;
1368 info.si_code = TARGET_ILL_COPROC;
1369 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1370 queue_signal(env, info.si_signo, &info);
e1833e1f
JM		 1371 break;
1372 case POWERPC_EXCP_PIT: /* Programmable interval timer IRQ */
1373 cpu_abort(env, "Programable interval timer interrupt "
1374 "while in user mode. Aborting\n");
1375 break;
1376 case POWERPC_EXCP_IO: /* IO error exception */
1377 cpu_abort(env, "IO error exception while in user mode. "
1378 "Aborting\n");
1379 break;
1380 case POWERPC_EXCP_RUNM: /* Run mode exception */
1381 cpu_abort(env, "Run mode exception while in user mode. "
1382 "Aborting\n");
1383 break;
1384 case POWERPC_EXCP_EMUL: /* Emulation trap exception */
1385 cpu_abort(env, "Emulation trap exception not handled\n");
1386 break;
1387 case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error */
1388 cpu_abort(env, "Instruction fetch TLB exception "
1389 "while in user-mode. Aborting");
1390 break;
1391 case POWERPC_EXCP_DLTLB: /* Data load TLB miss */
1392 cpu_abort(env, "Data load TLB exception while in user-mode. "
1393 "Aborting");
1394 break;
1395 case POWERPC_EXCP_DSTLB: /* Data store TLB miss */
1396 cpu_abort(env, "Data store TLB exception while in user-mode. "
1397 "Aborting");
1398 break;
1399 case POWERPC_EXCP_FPA: /* Floating-point assist exception */
1400 cpu_abort(env, "Floating-point assist exception not handled\n");
1401 break;
1402 case POWERPC_EXCP_IABR: /* Instruction address breakpoint */
1403 cpu_abort(env, "Instruction address breakpoint exception "
1404 "not handled\n");
1405 break;
1406 case POWERPC_EXCP_SMI: /* System management interrupt */
1407 cpu_abort(env, "System management interrupt while in user mode. "
1408 "Aborting\n");
1409 break;
1410 case POWERPC_EXCP_THERM: /* Thermal interrupt */
1411 cpu_abort(env, "Thermal interrupt interrupt while in user mode. "
1412 "Aborting\n");
1413 break;
1414 case POWERPC_EXCP_PERFM: /* Embedded performance monitor IRQ */
1415 cpu_abort(env, "Performance monitor exception not handled\n");
1416 break;
1417 case POWERPC_EXCP_VPUA: /* Vector assist exception */
1418 cpu_abort(env, "Vector assist exception not handled\n");
1419 break;
1420 case POWERPC_EXCP_SOFTP: /* Soft patch exception */
1421 cpu_abort(env, "Soft patch exception not handled\n");
1422 break;
1423 case POWERPC_EXCP_MAINT: /* Maintenance exception */
1424 cpu_abort(env, "Maintenance exception while in user mode. "
1425 "Aborting\n");
1426 break;
1427 case POWERPC_EXCP_STOP: /* stop translation */
1428 /* We did invalidate the instruction cache. Go on */
1429 break;
1430 case POWERPC_EXCP_BRANCH: /* branch instruction: */
1431 /* We just stopped because of a branch. Go on */
1432 break;
1433 case POWERPC_EXCP_SYSCALL_USER:
1434 /* system call in user-mode emulation */
1435 /* WARNING:
1436 * PPC ABI uses overflow flag in cr0 to signal an error
1437 * in syscalls.
1438 */
1439#if 0
1440 printf("syscall %d 0x%08x 0x%08x 0x%08x 0x%08x\n", env->gpr[0],
1441 env->gpr[3], env->gpr[4], env->gpr[5], env->gpr[6]);
1442#endif
1443 env->crf[0] &= ~0x1;
1444 ret = do_syscall(env, env->gpr[0], env->gpr[3], env->gpr[4],
1445 env->gpr[5], env->gpr[6], env->gpr[7],
1446 env->gpr[8]);
1447 if (ret > (uint32_t)(-515)) {
1448 env->crf[0] |= 0x1;
1449 ret = -ret;
61190b14 1450 }
e1833e1f
JM		 1451 env->gpr[3] = ret;
1452#if 0
1453 printf("syscall returned 0x%08x (%d)\n", ret, ret);
1454#endif
1455 break;
56ba31ff
JM		 1456 case EXCP_INTERRUPT:
1457 /* just indicate that signals should be handled asap */
1458 break;
e1833e1f
JM		 1459 default:
1460 cpu_abort(env, "Unknown exception 0x%d. Aborting\n", trapnr);
1461 break;
67867308
FB		 1462 }
1463 process_pending_signals(env);
1464 }
1465}
1466#endif
1467
048f6b4d
FB		 1468#ifdef TARGET_MIPS
1469
1470#define MIPS_SYS(name, args) args,
1471
1472static const uint8_t mips_syscall_args[] = {
1473 MIPS_SYS(sys_syscall , 0) /* 4000 */
1474 MIPS_SYS(sys_exit , 1)
1475 MIPS_SYS(sys_fork , 0)
1476 MIPS_SYS(sys_read , 3)
1477 MIPS_SYS(sys_write , 3)
1478 MIPS_SYS(sys_open , 3) /* 4005 */
1479 MIPS_SYS(sys_close , 1)
1480 MIPS_SYS(sys_waitpid , 3)
1481 MIPS_SYS(sys_creat , 2)
1482 MIPS_SYS(sys_link , 2)
1483 MIPS_SYS(sys_unlink , 1) /* 4010 */
1484 MIPS_SYS(sys_execve , 0)
1485 MIPS_SYS(sys_chdir , 1)
1486 MIPS_SYS(sys_time , 1)
1487 MIPS_SYS(sys_mknod , 3)
1488 MIPS_SYS(sys_chmod , 2) /* 4015 */
1489 MIPS_SYS(sys_lchown , 3)
1490 MIPS_SYS(sys_ni_syscall , 0)
1491 MIPS_SYS(sys_ni_syscall , 0) /* was sys_stat */
1492 MIPS_SYS(sys_lseek , 3)
1493 MIPS_SYS(sys_getpid , 0) /* 4020 */
1494 MIPS_SYS(sys_mount , 5)
1495 MIPS_SYS(sys_oldumount , 1)
1496 MIPS_SYS(sys_setuid , 1)
1497 MIPS_SYS(sys_getuid , 0)
1498 MIPS_SYS(sys_stime , 1) /* 4025 */
1499 MIPS_SYS(sys_ptrace , 4)
1500 MIPS_SYS(sys_alarm , 1)
1501 MIPS_SYS(sys_ni_syscall , 0) /* was sys_fstat */
1502 MIPS_SYS(sys_pause , 0)
1503 MIPS_SYS(sys_utime , 2) /* 4030 */
1504 MIPS_SYS(sys_ni_syscall , 0)
1505 MIPS_SYS(sys_ni_syscall , 0)
1506 MIPS_SYS(sys_access , 2)
1507 MIPS_SYS(sys_nice , 1)
1508 MIPS_SYS(sys_ni_syscall , 0) /* 4035 */
1509 MIPS_SYS(sys_sync , 0)
1510 MIPS_SYS(sys_kill , 2)
1511 MIPS_SYS(sys_rename , 2)
1512 MIPS_SYS(sys_mkdir , 2)
1513 MIPS_SYS(sys_rmdir , 1) /* 4040 */
1514 MIPS_SYS(sys_dup , 1)
1515 MIPS_SYS(sys_pipe , 0)
1516 MIPS_SYS(sys_times , 1)
1517 MIPS_SYS(sys_ni_syscall , 0)
1518 MIPS_SYS(sys_brk , 1) /* 4045 */
1519 MIPS_SYS(sys_setgid , 1)
1520 MIPS_SYS(sys_getgid , 0)
1521 MIPS_SYS(sys_ni_syscall , 0) /* was signal(2) */
1522 MIPS_SYS(sys_geteuid , 0)
1523 MIPS_SYS(sys_getegid , 0) /* 4050 */
1524 MIPS_SYS(sys_acct , 0)
1525 MIPS_SYS(sys_umount , 2)
1526 MIPS_SYS(sys_ni_syscall , 0)
1527 MIPS_SYS(sys_ioctl , 3)
1528 MIPS_SYS(sys_fcntl , 3) /* 4055 */
1529 MIPS_SYS(sys_ni_syscall , 2)
1530 MIPS_SYS(sys_setpgid , 2)
1531 MIPS_SYS(sys_ni_syscall , 0)
1532 MIPS_SYS(sys_olduname , 1)
1533 MIPS_SYS(sys_umask , 1) /* 4060 */
1534 MIPS_SYS(sys_chroot , 1)
1535 MIPS_SYS(sys_ustat , 2)
1536 MIPS_SYS(sys_dup2 , 2)
1537 MIPS_SYS(sys_getppid , 0)
1538 MIPS_SYS(sys_getpgrp , 0) /* 4065 */
1539 MIPS_SYS(sys_setsid , 0)
1540 MIPS_SYS(sys_sigaction , 3)
1541 MIPS_SYS(sys_sgetmask , 0)
1542 MIPS_SYS(sys_ssetmask , 1)
1543 MIPS_SYS(sys_setreuid , 2) /* 4070 */
1544 MIPS_SYS(sys_setregid , 2)
1545 MIPS_SYS(sys_sigsuspend , 0)
1546 MIPS_SYS(sys_sigpending , 1)
1547 MIPS_SYS(sys_sethostname , 2)
1548 MIPS_SYS(sys_setrlimit , 2) /* 4075 */
1549 MIPS_SYS(sys_getrlimit , 2)
1550 MIPS_SYS(sys_getrusage , 2)
1551 MIPS_SYS(sys_gettimeofday, 2)
1552 MIPS_SYS(sys_settimeofday, 2)
1553 MIPS_SYS(sys_getgroups , 2) /* 4080 */
1554 MIPS_SYS(sys_setgroups , 2)
1555 MIPS_SYS(sys_ni_syscall , 0) /* old_select */
1556 MIPS_SYS(sys_symlink , 2)
1557 MIPS_SYS(sys_ni_syscall , 0) /* was sys_lstat */
1558 MIPS_SYS(sys_readlink , 3) /* 4085 */
1559 MIPS_SYS(sys_uselib , 1)
1560 MIPS_SYS(sys_swapon , 2)
1561 MIPS_SYS(sys_reboot , 3)
1562 MIPS_SYS(old_readdir , 3)
1563 MIPS_SYS(old_mmap , 6) /* 4090 */
1564 MIPS_SYS(sys_munmap , 2)
1565 MIPS_SYS(sys_truncate , 2)
1566 MIPS_SYS(sys_ftruncate , 2)
1567 MIPS_SYS(sys_fchmod , 2)
1568 MIPS_SYS(sys_fchown , 3) /* 4095 */
1569 MIPS_SYS(sys_getpriority , 2)
1570 MIPS_SYS(sys_setpriority , 3)
1571 MIPS_SYS(sys_ni_syscall , 0)
1572 MIPS_SYS(sys_statfs , 2)
1573 MIPS_SYS(sys_fstatfs , 2) /* 4100 */
1574 MIPS_SYS(sys_ni_syscall , 0) /* was ioperm(2) */
1575 MIPS_SYS(sys_socketcall , 2)
1576 MIPS_SYS(sys_syslog , 3)
1577 MIPS_SYS(sys_setitimer , 3)
1578 MIPS_SYS(sys_getitimer , 2) /* 4105 */
1579 MIPS_SYS(sys_newstat , 2)
1580 MIPS_SYS(sys_newlstat , 2)
1581 MIPS_SYS(sys_newfstat , 2)
1582 MIPS_SYS(sys_uname , 1)
1583 MIPS_SYS(sys_ni_syscall , 0) /* 4110 was iopl(2) */
1584 MIPS_SYS(sys_vhangup , 0)
1585 MIPS_SYS(sys_ni_syscall , 0) /* was sys_idle() */
1586 MIPS_SYS(sys_ni_syscall , 0) /* was sys_vm86 */
1587 MIPS_SYS(sys_wait4 , 4)
1588 MIPS_SYS(sys_swapoff , 1) /* 4115 */
1589 MIPS_SYS(sys_sysinfo , 1)
1590 MIPS_SYS(sys_ipc , 6)
1591 MIPS_SYS(sys_fsync , 1)
1592 MIPS_SYS(sys_sigreturn , 0)
1593 MIPS_SYS(sys_clone , 0) /* 4120 */
1594 MIPS_SYS(sys_setdomainname, 2)
1595 MIPS_SYS(sys_newuname , 1)
1596 MIPS_SYS(sys_ni_syscall , 0) /* sys_modify_ldt */
1597 MIPS_SYS(sys_adjtimex , 1)
1598 MIPS_SYS(sys_mprotect , 3) /* 4125 */
1599 MIPS_SYS(sys_sigprocmask , 3)
1600 MIPS_SYS(sys_ni_syscall , 0) /* was create_module */
1601 MIPS_SYS(sys_init_module , 5)
1602 MIPS_SYS(sys_delete_module, 1)
1603 MIPS_SYS(sys_ni_syscall , 0) /* 4130 was get_kernel_syms */
1604 MIPS_SYS(sys_quotactl , 0)
1605 MIPS_SYS(sys_getpgid , 1)
1606 MIPS_SYS(sys_fchdir , 1)
1607 MIPS_SYS(sys_bdflush , 2)
1608 MIPS_SYS(sys_sysfs , 3) /* 4135 */
1609 MIPS_SYS(sys_personality , 1)
1610 MIPS_SYS(sys_ni_syscall , 0) /* for afs_syscall */
1611 MIPS_SYS(sys_setfsuid , 1)
1612 MIPS_SYS(sys_setfsgid , 1)
1613 MIPS_SYS(sys_llseek , 5) /* 4140 */
1614 MIPS_SYS(sys_getdents , 3)
1615 MIPS_SYS(sys_select , 5)
1616 MIPS_SYS(sys_flock , 2)
1617 MIPS_SYS(sys_msync , 3)
1618 MIPS_SYS(sys_readv , 3) /* 4145 */
1619 MIPS_SYS(sys_writev , 3)
1620 MIPS_SYS(sys_cacheflush , 3)
1621 MIPS_SYS(sys_cachectl , 3)
1622 MIPS_SYS(sys_sysmips , 4)
1623 MIPS_SYS(sys_ni_syscall , 0) /* 4150 */
1624 MIPS_SYS(sys_getsid , 1)
1625 MIPS_SYS(sys_fdatasync , 0)
1626 MIPS_SYS(sys_sysctl , 1)
1627 MIPS_SYS(sys_mlock , 2)
1628 MIPS_SYS(sys_munlock , 2) /* 4155 */
1629 MIPS_SYS(sys_mlockall , 1)
1630 MIPS_SYS(sys_munlockall , 0)
1631 MIPS_SYS(sys_sched_setparam, 2)
1632 MIPS_SYS(sys_sched_getparam, 2)
1633 MIPS_SYS(sys_sched_setscheduler, 3) /* 4160 */
1634 MIPS_SYS(sys_sched_getscheduler, 1)
1635 MIPS_SYS(sys_sched_yield , 0)
1636 MIPS_SYS(sys_sched_get_priority_max, 1)
1637 MIPS_SYS(sys_sched_get_priority_min, 1)
1638 MIPS_SYS(sys_sched_rr_get_interval, 2) /* 4165 */
1639 MIPS_SYS(sys_nanosleep, 2)
1640 MIPS_SYS(sys_mremap , 4)
1641 MIPS_SYS(sys_accept , 3)
1642 MIPS_SYS(sys_bind , 3)
1643 MIPS_SYS(sys_connect , 3) /* 4170 */
1644 MIPS_SYS(sys_getpeername , 3)
1645 MIPS_SYS(sys_getsockname , 3)
1646 MIPS_SYS(sys_getsockopt , 5)
1647 MIPS_SYS(sys_listen , 2)
1648 MIPS_SYS(sys_recv , 4) /* 4175 */
1649 MIPS_SYS(sys_recvfrom , 6)
1650 MIPS_SYS(sys_recvmsg , 3)
1651 MIPS_SYS(sys_send , 4)
1652 MIPS_SYS(sys_sendmsg , 3)
1653 MIPS_SYS(sys_sendto , 6) /* 4180 */
1654 MIPS_SYS(sys_setsockopt , 5)
1655 MIPS_SYS(sys_shutdown , 2)
1656 MIPS_SYS(sys_socket , 3)
1657 MIPS_SYS(sys_socketpair , 4)
1658 MIPS_SYS(sys_setresuid , 3) /* 4185 */
1659 MIPS_SYS(sys_getresuid , 3)
1660 MIPS_SYS(sys_ni_syscall , 0) /* was sys_query_module */
1661 MIPS_SYS(sys_poll , 3)
1662 MIPS_SYS(sys_nfsservctl , 3)
1663 MIPS_SYS(sys_setresgid , 3) /* 4190 */
1664 MIPS_SYS(sys_getresgid , 3)
1665 MIPS_SYS(sys_prctl , 5)
1666 MIPS_SYS(sys_rt_sigreturn, 0)
1667 MIPS_SYS(sys_rt_sigaction, 4)
1668 MIPS_SYS(sys_rt_sigprocmask, 4) /* 4195 */
1669 MIPS_SYS(sys_rt_sigpending, 2)
1670 MIPS_SYS(sys_rt_sigtimedwait, 4)
1671 MIPS_SYS(sys_rt_sigqueueinfo, 3)
1672 MIPS_SYS(sys_rt_sigsuspend, 0)
1673 MIPS_SYS(sys_pread64 , 6) /* 4200 */
1674 MIPS_SYS(sys_pwrite64 , 6)
1675 MIPS_SYS(sys_chown , 3)
1676 MIPS_SYS(sys_getcwd , 2)
1677 MIPS_SYS(sys_capget , 2)
1678 MIPS_SYS(sys_capset , 2) /* 4205 */
1679 MIPS_SYS(sys_sigaltstack , 0)
1680 MIPS_SYS(sys_sendfile , 4)
1681 MIPS_SYS(sys_ni_syscall , 0)
1682 MIPS_SYS(sys_ni_syscall , 0)
1683 MIPS_SYS(sys_mmap2 , 6) /* 4210 */
1684 MIPS_SYS(sys_truncate64 , 4)
1685 MIPS_SYS(sys_ftruncate64 , 4)
1686 MIPS_SYS(sys_stat64 , 2)
1687 MIPS_SYS(sys_lstat64 , 2)
1688 MIPS_SYS(sys_fstat64 , 2) /* 4215 */
1689 MIPS_SYS(sys_pivot_root , 2)
1690 MIPS_SYS(sys_mincore , 3)
1691 MIPS_SYS(sys_madvise , 3)
1692 MIPS_SYS(sys_getdents64 , 3)
1693 MIPS_SYS(sys_fcntl64 , 3) /* 4220 */
1694 MIPS_SYS(sys_ni_syscall , 0)
1695 MIPS_SYS(sys_gettid , 0)
1696 MIPS_SYS(sys_readahead , 5)
1697 MIPS_SYS(sys_setxattr , 5)
1698 MIPS_SYS(sys_lsetxattr , 5) /* 4225 */
1699 MIPS_SYS(sys_fsetxattr , 5)
1700 MIPS_SYS(sys_getxattr , 4)
1701 MIPS_SYS(sys_lgetxattr , 4)
1702 MIPS_SYS(sys_fgetxattr , 4)
1703 MIPS_SYS(sys_listxattr , 3) /* 4230 */
1704 MIPS_SYS(sys_llistxattr , 3)
1705 MIPS_SYS(sys_flistxattr , 3)
1706 MIPS_SYS(sys_removexattr , 2)
1707 MIPS_SYS(sys_lremovexattr, 2)
1708 MIPS_SYS(sys_fremovexattr, 2) /* 4235 */
1709 MIPS_SYS(sys_tkill , 2)
1710 MIPS_SYS(sys_sendfile64 , 5)
1711 MIPS_SYS(sys_futex , 2)
1712 MIPS_SYS(sys_sched_setaffinity, 3)
1713 MIPS_SYS(sys_sched_getaffinity, 3) /* 4240 */
1714 MIPS_SYS(sys_io_setup , 2)
1715 MIPS_SYS(sys_io_destroy , 1)
1716 MIPS_SYS(sys_io_getevents, 5)
1717 MIPS_SYS(sys_io_submit , 3)
1718 MIPS_SYS(sys_io_cancel , 3) /* 4245 */
1719 MIPS_SYS(sys_exit_group , 1)
1720 MIPS_SYS(sys_lookup_dcookie, 3)
1721 MIPS_SYS(sys_epoll_create, 1)
1722 MIPS_SYS(sys_epoll_ctl , 4)
1723 MIPS_SYS(sys_epoll_wait , 3) /* 4250 */
1724 MIPS_SYS(sys_remap_file_pages, 5)
1725 MIPS_SYS(sys_set_tid_address, 1)
1726 MIPS_SYS(sys_restart_syscall, 0)
1727 MIPS_SYS(sys_fadvise64_64, 7)
1728 MIPS_SYS(sys_statfs64 , 3) /* 4255 */
1729 MIPS_SYS(sys_fstatfs64 , 2)
1730 MIPS_SYS(sys_timer_create, 3)
1731 MIPS_SYS(sys_timer_settime, 4)
1732 MIPS_SYS(sys_timer_gettime, 2)
1733 MIPS_SYS(sys_timer_getoverrun, 1) /* 4260 */
1734 MIPS_SYS(sys_timer_delete, 1)
1735 MIPS_SYS(sys_clock_settime, 2)
1736 MIPS_SYS(sys_clock_gettime, 2)
1737 MIPS_SYS(sys_clock_getres, 2)
1738 MIPS_SYS(sys_clock_nanosleep, 4) /* 4265 */
1739 MIPS_SYS(sys_tgkill , 3)
1740 MIPS_SYS(sys_utimes , 2)
1741 MIPS_SYS(sys_mbind , 4)
1742 MIPS_SYS(sys_ni_syscall , 0) /* sys_get_mempolicy */
1743 MIPS_SYS(sys_ni_syscall , 0) /* 4270 sys_set_mempolicy */
1744 MIPS_SYS(sys_mq_open , 4)
1745 MIPS_SYS(sys_mq_unlink , 1)
1746 MIPS_SYS(sys_mq_timedsend, 5)
1747 MIPS_SYS(sys_mq_timedreceive, 5)
1748 MIPS_SYS(sys_mq_notify , 2) /* 4275 */
1749 MIPS_SYS(sys_mq_getsetattr, 3)
1750 MIPS_SYS(sys_ni_syscall , 0) /* sys_vserver */
1751 MIPS_SYS(sys_waitid , 4)
1752 MIPS_SYS(sys_ni_syscall , 0) /* available, was setaltroot */
1753 MIPS_SYS(sys_add_key , 5)
388bb21a 1754 MIPS_SYS(sys_request_key, 4)
048f6b4d 1755 MIPS_SYS(sys_keyctl , 5)
6f5b89a0 1756 MIPS_SYS(sys_set_thread_area, 1)
388bb21a
TS		 1757 MIPS_SYS(sys_inotify_init, 0)
1758 MIPS_SYS(sys_inotify_add_watch, 3) /* 4285 */
1759 MIPS_SYS(sys_inotify_rm_watch, 2)
1760 MIPS_SYS(sys_migrate_pages, 4)
1761 MIPS_SYS(sys_openat, 4)
1762 MIPS_SYS(sys_mkdirat, 3)
1763 MIPS_SYS(sys_mknodat, 4) /* 4290 */
1764 MIPS_SYS(sys_fchownat, 5)
1765 MIPS_SYS(sys_futimesat, 3)
1766 MIPS_SYS(sys_fstatat64, 4)
1767 MIPS_SYS(sys_unlinkat, 3)
1768 MIPS_SYS(sys_renameat, 4) /* 4295 */
1769 MIPS_SYS(sys_linkat, 5)
1770 MIPS_SYS(sys_symlinkat, 3)
1771 MIPS_SYS(sys_readlinkat, 4)
1772 MIPS_SYS(sys_fchmodat, 3)
1773 MIPS_SYS(sys_faccessat, 3) /* 4300 */
1774 MIPS_SYS(sys_pselect6, 6)
1775 MIPS_SYS(sys_ppoll, 5)
1776 MIPS_SYS(sys_unshare, 1)
1777 MIPS_SYS(sys_splice, 4)
1778 MIPS_SYS(sys_sync_file_range, 7) /* 4305 */
1779 MIPS_SYS(sys_tee, 4)
1780 MIPS_SYS(sys_vmsplice, 4)
1781 MIPS_SYS(sys_move_pages, 6)
1782 MIPS_SYS(sys_set_robust_list, 2)
1783 MIPS_SYS(sys_get_robust_list, 3) /* 4310 */
1784 MIPS_SYS(sys_kexec_load, 4)
1785 MIPS_SYS(sys_getcpu, 3)
1786 MIPS_SYS(sys_epoll_pwait, 6)
1787 MIPS_SYS(sys_ioprio_set, 3)
1788 MIPS_SYS(sys_ioprio_get, 2)
048f6b4d
FB		 1789};
1790
1791#undef MIPS_SYS
1792
1793void cpu_loop(CPUMIPSState *env)
1794{
1795 target_siginfo_t info;
388bb21a 1796 int trapnr, ret;
048f6b4d 1797 unsigned int syscall_num;
048f6b4d
FB		 1798
1799 for(;;) {
1800 trapnr = cpu_mips_exec(env);
1801 switch(trapnr) {
1802 case EXCP_SYSCALL:
b5dc7732
TS		 1803 syscall_num = env->active_tc.gpr[2] - 4000;
1804 env->active_tc.PC += 4;
388bb21a
TS		 1805 if (syscall_num >= sizeof(mips_syscall_args)) {
1806 ret = -ENOSYS;
1807 } else {
1808 int nb_args;
992f48a0
BS		 1809 abi_ulong sp_reg;
1810 abi_ulong arg5 = 0, arg6 = 0, arg7 = 0, arg8 = 0;
388bb21a
TS		 1811
1812 nb_args = mips_syscall_args[syscall_num];
b5dc7732 1813 sp_reg = env->active_tc.gpr[29];
388bb21a
TS		 1814 switch (nb_args) {
1815 /* these arguments are taken from the stack */
2f619698
FB		 1816 /* FIXME - what to do if get_user() fails? */
1817 case 8: get_user_ual(arg8, sp_reg + 28);
1818 case 7: get_user_ual(arg7, sp_reg + 24);
1819 case 6: get_user_ual(arg6, sp_reg + 20);
1820 case 5: get_user_ual(arg5, sp_reg + 16);
388bb21a
TS		 1821 default:
1822 break;
048f6b4d 1823 }
b5dc7732
TS		 1824 ret = do_syscall(env, env->active_tc.gpr[2],
1825 env->active_tc.gpr[4],
1826 env->active_tc.gpr[5],
1827 env->active_tc.gpr[6],
1828 env->active_tc.gpr[7],
388bb21a
TS		 1829 arg5, arg6/*, arg7, arg8*/);
1830 }
1831 if ((unsigned int)ret >= (unsigned int)(-1133)) {
b5dc7732 1832 env->active_tc.gpr[7] = 1; /* error flag */
388bb21a
TS		 1833 ret = -ret;
1834 } else {
b5dc7732 1835 env->active_tc.gpr[7] = 0; /* error flag */
048f6b4d 1836 }
b5dc7732 1837 env->active_tc.gpr[2] = ret;
048f6b4d 1838 break;
ca7c2b1b
TS		 1839 case EXCP_TLBL:
1840 case EXCP_TLBS:
6900e84b 1841 case EXCP_CpU:
048f6b4d 1842 case EXCP_RI:
bc1ad2de
FB		 1843 info.si_signo = TARGET_SIGILL;
1844 info.si_errno = 0;
1845 info.si_code = 0;
624f7979 1846 queue_signal(env, info.si_signo, &info);
048f6b4d 1847 break;
106ec879
FB		 1848 case EXCP_INTERRUPT:
1849 /* just indicate that signals should be handled asap */
1850 break;
d08b2a28
PB		 1851 case EXCP_DEBUG:
1852 {
1853 int sig;
1854
1855 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1856 if (sig)
1857 {
1858 info.si_signo = sig;
1859 info.si_errno = 0;
1860 info.si_code = TARGET_TRAP_BRKPT;
624f7979 1861 queue_signal(env, info.si_signo, &info);
d08b2a28
PB		 1862 }
1863 }
1864 break;
048f6b4d
FB		 1865 default:
1866 // error:
5fafdf24 1867 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
048f6b4d
FB		 1868 trapnr);
1869 cpu_dump_state(env, stderr, fprintf, 0);
1870 abort();
1871 }
1872 process_pending_signals(env);
1873 }
1874}
1875#endif
1876
fdf9b3e8
FB		 1877#ifdef TARGET_SH4
1878void cpu_loop (CPUState *env)
1879{
1880 int trapnr, ret;
355fb23d 1881 target_siginfo_t info;
3b46e624 1882
fdf9b3e8
FB		 1883 while (1) {
1884 trapnr = cpu_sh4_exec (env);
3b46e624 1885
fdf9b3e8
FB		 1886 switch (trapnr) {
1887 case 0x160:
0b6d3ae0 1888 env->pc += 2;
5fafdf24
TS		 1889 ret = do_syscall(env,
1890 env->gregs[3],
1891 env->gregs[4],
1892 env->gregs[5],
1893 env->gregs[6],
1894 env->gregs[7],
1895 env->gregs[0],
fca743f3 1896 env->gregs[1]);
9c2a9ea1 1897 env->gregs[0] = ret;
fdf9b3e8 1898 break;
c3b5bc8a
TS		 1899 case EXCP_INTERRUPT:
1900 /* just indicate that signals should be handled asap */
1901 break;
355fb23d
PB		 1902 case EXCP_DEBUG:
1903 {
1904 int sig;
1905
1906 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1907 if (sig)
1908 {
1909 info.si_signo = sig;
1910 info.si_errno = 0;
1911 info.si_code = TARGET_TRAP_BRKPT;
624f7979 1912 queue_signal(env, info.si_signo, &info);
355fb23d
PB		 1913 }
1914 }
1915 break;
c3b5bc8a
TS		 1916 case 0xa0:
1917 case 0xc0:
1918 info.si_signo = SIGSEGV;
1919 info.si_errno = 0;
1920 info.si_code = TARGET_SEGV_MAPERR;
1921 info._sifields._sigfault._addr = env->tea;
624f7979 1922 queue_signal(env, info.si_signo, &info);
c3b5bc8a
TS		 1923 break;
1924
fdf9b3e8
FB		 1925 default:
1926 printf ("Unhandled trap: 0x%x\n", trapnr);
1927 cpu_dump_state(env, stderr, fprintf, 0);
1928 exit (1);
1929 }
1930 process_pending_signals (env);
1931 }
1932}
1933#endif
1934
48733d19
TS		 1935#ifdef TARGET_CRIS
1936void cpu_loop (CPUState *env)
1937{
1938 int trapnr, ret;
1939 target_siginfo_t info;
1940
1941 while (1) {
1942 trapnr = cpu_cris_exec (env);
1943 switch (trapnr) {
1944 case 0xaa:
1945 {
1946 info.si_signo = SIGSEGV;
1947 info.si_errno = 0;
1948 /* XXX: check env->error_code */
1949 info.si_code = TARGET_SEGV_MAPERR;
e00c1e71 1950 info._sifields._sigfault._addr = env->pregs[PR_EDA];
624f7979 1951 queue_signal(env, info.si_signo, &info);
48733d19
TS		 1952 }
1953 break;
b6d3abda
EI		 1954 case EXCP_INTERRUPT:
1955 /* just indicate that signals should be handled asap */
1956 break;
48733d19
TS		 1957 case EXCP_BREAK:
1958 ret = do_syscall(env,
1959 env->regs[9],
1960 env->regs[10],
1961 env->regs[11],
1962 env->regs[12],
1963 env->regs[13],
1964 env->pregs[7],
1965 env->pregs[11]);
1966 env->regs[10] = ret;
48733d19
TS		 1967 break;
1968 case EXCP_DEBUG:
1969 {
1970 int sig;
1971
1972 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1973 if (sig)
1974 {
1975 info.si_signo = sig;
1976 info.si_errno = 0;
1977 info.si_code = TARGET_TRAP_BRKPT;
624f7979 1978 queue_signal(env, info.si_signo, &info);
48733d19
TS		 1979 }
1980 }
1981 break;
1982 default:
1983 printf ("Unhandled trap: 0x%x\n", trapnr);
1984 cpu_dump_state(env, stderr, fprintf, 0);
1985 exit (1);
1986 }
1987 process_pending_signals (env);
1988 }
1989}
1990#endif
1991
e6e5906b
PB		 1992#ifdef TARGET_M68K
1993
1994void cpu_loop(CPUM68KState *env)
1995{
1996 int trapnr;
1997 unsigned int n;
1998 target_siginfo_t info;
1999 TaskState *ts = env->opaque;
3b46e624 2000
e6e5906b
PB		 2001 for(;;) {
2002 trapnr = cpu_m68k_exec(env);
2003 switch(trapnr) {
2004 case EXCP_ILLEGAL:
2005 {
2006 if (ts->sim_syscalls) {
2007 uint16_t nr;
2008 nr = lduw(env->pc + 2);
2009 env->pc += 4;
2010 do_m68k_simcall(env, nr);
2011 } else {
2012 goto do_sigill;
2013 }
2014 }
2015 break;
a87295e8 2016 case EXCP_HALT_INSN:
e6e5906b 2017 /* Semihosing syscall. */
a87295e8 2018 env->pc += 4;
e6e5906b
PB		 2019 do_m68k_semihosting(env, env->dregs[0]);
2020 break;
2021 case EXCP_LINEA:
2022 case EXCP_LINEF:
2023 case EXCP_UNSUPPORTED:
2024 do_sigill:
2025 info.si_signo = SIGILL;
2026 info.si_errno = 0;
2027 info.si_code = TARGET_ILL_ILLOPN;
2028 info._sifields._sigfault._addr = env->pc;
624f7979 2029 queue_signal(env, info.si_signo, &info);
e6e5906b
PB		 2030 break;
2031 case EXCP_TRAP0:
2032 {
2033 ts->sim_syscalls = 0;
2034 n = env->dregs[0];
2035 env->pc += 2;
5fafdf24
TS		 2036 env->dregs[0] = do_syscall(env,
2037 n,
e6e5906b
PB		 2038 env->dregs[1],
2039 env->dregs[2],
2040 env->dregs[3],
2041 env->dregs[4],
2042 env->dregs[5],
bb7ec043 2043 env->aregs[0]);
e6e5906b
PB		 2044 }
2045 break;
2046 case EXCP_INTERRUPT:
2047 /* just indicate that signals should be handled asap */
2048 break;
2049 case EXCP_ACCESS:
2050 {
2051 info.si_signo = SIGSEGV;
2052 info.si_errno = 0;
2053 /* XXX: check env->error_code */
2054 info.si_code = TARGET_SEGV_MAPERR;
2055 info._sifields._sigfault._addr = env->mmu.ar;
624f7979 2056 queue_signal(env, info.si_signo, &info);
e6e5906b
PB		 2057 }
2058 break;
2059 case EXCP_DEBUG:
2060 {
2061 int sig;
2062
2063 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2064 if (sig)
2065 {
2066 info.si_signo = sig;
2067 info.si_errno = 0;
2068 info.si_code = TARGET_TRAP_BRKPT;
624f7979 2069 queue_signal(env, info.si_signo, &info);
e6e5906b
PB		 2070 }
2071 }
2072 break;
2073 default:
5fafdf24 2074 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
e6e5906b
PB		 2075 trapnr);
2076 cpu_dump_state(env, stderr, fprintf, 0);
2077 abort();
2078 }
2079 process_pending_signals(env);
2080 }
2081}
2082#endif /* TARGET_M68K */
2083
7a3148a9
JM		 2084#ifdef TARGET_ALPHA
2085void cpu_loop (CPUState *env)
2086{
e96efcfc 2087 int trapnr;
7a3148a9 2088 target_siginfo_t info;
3b46e624 2089
7a3148a9
JM		 2090 while (1) {
2091 trapnr = cpu_alpha_exec (env);
3b46e624 2092
7a3148a9
JM		 2093 switch (trapnr) {
2094 case EXCP_RESET:
2095 fprintf(stderr, "Reset requested. Exit\n");
2096 exit(1);
2097 break;
2098 case EXCP_MCHK:
2099 fprintf(stderr, "Machine check exception. Exit\n");
2100 exit(1);
2101 break;
2102 case EXCP_ARITH:
2103 fprintf(stderr, "Arithmetic trap.\n");
2104 exit(1);
2105 break;
2106 case EXCP_HW_INTERRUPT:
5fafdf24 2107 fprintf(stderr, "External interrupt. Exit\n");
7a3148a9
JM		 2108 exit(1);
2109 break;
2110 case EXCP_DFAULT:
2111 fprintf(stderr, "MMU data fault\n");
2112 exit(1);
2113 break;
2114 case EXCP_DTB_MISS_PAL:
2115 fprintf(stderr, "MMU data TLB miss in PALcode\n");
2116 exit(1);
2117 break;
2118 case EXCP_ITB_MISS:
2119 fprintf(stderr, "MMU instruction TLB miss\n");
2120 exit(1);
2121 break;
2122 case EXCP_ITB_ACV:
2123 fprintf(stderr, "MMU instruction access violation\n");
2124 exit(1);
2125 break;
2126 case EXCP_DTB_MISS_NATIVE:
2127 fprintf(stderr, "MMU data TLB miss\n");
2128 exit(1);
2129 break;
2130 case EXCP_UNALIGN:
2131 fprintf(stderr, "Unaligned access\n");
2132 exit(1);
2133 break;
2134 case EXCP_OPCDEC:
2135 fprintf(stderr, "Invalid instruction\n");
2136 exit(1);
2137 break;
2138 case EXCP_FEN:
2139 fprintf(stderr, "Floating-point not allowed\n");
2140 exit(1);
2141 break;
2142 case EXCP_CALL_PAL ... (EXCP_CALL_PALP - 1):
7a3148a9
JM		 2143 call_pal(env, (trapnr >> 6) | 0x80);
2144 break;
2145 case EXCP_CALL_PALP ... (EXCP_CALL_PALE - 1):
7f75ffd3 2146 fprintf(stderr, "Privileged call to PALcode\n");
7a3148a9
JM		 2147 exit(1);
2148 break;
2149 case EXCP_DEBUG:
2150 {
2151 int sig;
2152
2153 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2154 if (sig)
2155 {
2156 info.si_signo = sig;
2157 info.si_errno = 0;
2158 info.si_code = TARGET_TRAP_BRKPT;
624f7979 2159 queue_signal(env, info.si_signo, &info);
7a3148a9
JM		 2160 }
2161 }
2162 break;
2163 default:
2164 printf ("Unhandled trap: 0x%x\n", trapnr);
2165 cpu_dump_state(env, stderr, fprintf, 0);
2166 exit (1);
2167 }
2168 process_pending_signals (env);
2169 }
2170}
2171#endif /* TARGET_ALPHA */
2172
8fcd3692 2173static void usage(void)
31e31b8a 2174{
68d0f70e
FB		 2175 printf("qemu-" TARGET_ARCH " version " QEMU_VERSION ", Copyright (c) 2003-2008 Fabrice Bellard\n"
2176 "usage: qemu-" TARGET_ARCH " [options] program [arguments...]\n"
b346ff46 2177 "Linux CPU emulator (compiled for %s emulation)\n"
d691f669 2178 "\n"
68d0f70e 2179 "Standard options:\n"
b12b6a18
TS		 2180 "-h print this help\n"
2181 "-g port wait gdb connection to port\n"
2182 "-L path set the elf interpreter prefix (default=%s)\n"
2183 "-s size set the stack size in bytes (default=%ld)\n"
2184 "-cpu model select CPU (-cpu ? for list)\n"
2185 "-drop-ld-preload drop LD_PRELOAD for target process\n"
54936004 2186 "\n"
68d0f70e 2187 "Debug options:\n"
6f1f31c0 2188 "-d options activate log (logfile=%s)\n"
b6741956 2189 "-p pagesize set the host page size to 'pagesize'\n"
b01bcae6
AZ		 2190 "-strace log system calls\n"
2191 "\n"
68d0f70e 2192 "Environment variables:\n"
b01bcae6
AZ		 2193 "QEMU_STRACE Print system calls and arguments similar to the\n"
2194 " 'strace' program. Enable by setting to any value.\n"
2195 ,
b346ff46 2196 TARGET_ARCH,
5fafdf24 2197 interp_prefix,
54936004
FB		 2198 x86_stack_size,
2199 DEBUG_LOGFILE);
74cd30b8 2200 _exit(1);
31e31b8a
FB		 2201}
2202
d5975363 2203THREAD CPUState *thread_env;
59faf6d6 2204
c3a92833 2205/* Assumes contents are already zeroed. */
624f7979
PB		 2206void init_task_state(TaskState *ts)
2207{
2208 int i;
2209
624f7979
PB		 2210 ts->used = 1;
2211 ts->first_free = ts->sigqueue_table;
2212 for (i = 0; i < MAX_SIGQUEUE_SIZE - 1; i++) {
2213 ts->sigqueue_table[i].next = &ts->sigqueue_table[i + 1];
2214 }
2215 ts->sigqueue_table[i].next = NULL;
2216}
2217
31e31b8a
FB		 2218int main(int argc, char **argv)
2219{
2220 const char *filename;
b1f9be31 2221 const char *cpu_model;
01ffc75b 2222 struct target_pt_regs regs1, *regs = &regs1;
31e31b8a 2223 struct image_info info1, *info = &info1;
851e67a1 2224 TaskState ts1, *ts = &ts1;
b346ff46 2225 CPUState *env;
586314f2 2226 int optind;
d691f669 2227 const char *r;
74c33bed 2228 int gdbstub_port = 0;
b12b6a18
TS		 2229 int drop_ld_preload = 0, environ_count = 0;
2230 char **target_environ, **wrk, **dst;
2231
31e31b8a 2232 if (argc <= 1)
44de1b33 2233 usage();
f801f97e 2234
cc38b844
FB		 2235 /* init debug */
2236 cpu_set_log_filename(DEBUG_LOGFILE);
2237
b1f9be31 2238 cpu_model = NULL;
586314f2 2239 optind = 1;
d691f669
FB		 2240 for(;;) {
2241 if (optind >= argc)
2242 break;
2243 r = argv[optind];
2244 if (r[0] != '-')
2245 break;
586314f2 2246 optind++;
d691f669
FB		 2247 r++;
2248 if (!strcmp(r, "-")) {
2249 break;
2250 } else if (!strcmp(r, "d")) {
e19e89a5 2251 int mask;
c7cd6a37 2252 const CPULogItem *item;
6f1f31c0
FB		 2253
2254 if (optind >= argc)
2255 break;
3b46e624 2256
6f1f31c0
FB		 2257 r = argv[optind++];
2258 mask = cpu_str_to_log_mask(r);
e19e89a5
FB		 2259 if (!mask) {
2260 printf("Log items (comma separated):\n");
2261 for(item = cpu_log_items; item->mask != 0; item++) {
2262 printf("%-10s %s\n", item->name, item->help);
2263 }
2264 exit(1);
2265 }
2266 cpu_set_log(mask);
d691f669
FB		 2267 } else if (!strcmp(r, "s")) {
2268 r = argv[optind++];
2269 x86_stack_size = strtol(r, (char **)&r, 0);
2270 if (x86_stack_size <= 0)
44de1b33 2271 usage();
d691f669
FB		 2272 if (*r == 'M')
2273 x86_stack_size *= 1024 * 1024;
2274 else if (*r == 'k' || *r == 'K')
2275 x86_stack_size *= 1024;
2276 } else if (!strcmp(r, "L")) {
2277 interp_prefix = argv[optind++];
54936004 2278 } else if (!strcmp(r, "p")) {
83fb7adf
FB		 2279 qemu_host_page_size = atoi(argv[optind++]);
2280 if (qemu_host_page_size == 0 ||
2281 (qemu_host_page_size & (qemu_host_page_size - 1)) != 0) {
54936004
FB		 2282 fprintf(stderr, "page size must be a power of two\n");
2283 exit(1);
2284 }
1fddef4b 2285 } else if (!strcmp(r, "g")) {
74c33bed 2286 gdbstub_port = atoi(argv[optind++]);
c5937220
PB		 2287 } else if (!strcmp(r, "r")) {
2288 qemu_uname_release = argv[optind++];
b1f9be31
JM		 2289 } else if (!strcmp(r, "cpu")) {
2290 cpu_model = argv[optind++];
2291 if (strcmp(cpu_model, "?") == 0) {
c732abe2
JM		 2292/* XXX: implement xxx_cpu_list for targets that still miss it */
2293#if defined(cpu_list)
2294 cpu_list(stdout, &fprintf);
b1f9be31 2295#endif
cff4cbed 2296 _exit(1);
b1f9be31 2297 }
b12b6a18
TS		 2298 } else if (!strcmp(r, "drop-ld-preload")) {
2299 drop_ld_preload = 1;
b6741956
FB		 2300 } else if (!strcmp(r, "strace")) {
2301 do_strace = 1;
5fafdf24 2302 } else
c6981055 2303 {
d691f669
FB		 2304 usage();
2305 }
586314f2 2306 }
d691f669
FB		 2307 if (optind >= argc)
2308 usage();
586314f2
FB		 2309 filename = argv[optind];
2310
31e31b8a 2311 /* Zero out regs */
01ffc75b 2312 memset(regs, 0, sizeof(struct target_pt_regs));
31e31b8a
FB		 2313
2314 /* Zero out image_info */
2315 memset(info, 0, sizeof(struct image_info));
2316
74cd30b8
FB		 2317 /* Scan interp_prefix dir for replacement files. */
2318 init_paths(interp_prefix);
2319
46027c07 2320 if (cpu_model == NULL) {
aaed909a 2321#if defined(TARGET_I386)
46027c07
FB		 2322#ifdef TARGET_X86_64
2323 cpu_model = "qemu64";
2324#else
2325 cpu_model = "qemu32";
2326#endif
aaed909a
FB		 2327#elif defined(TARGET_ARM)
2328 cpu_model = "arm926";
2329#elif defined(TARGET_M68K)
2330 cpu_model = "any";
2331#elif defined(TARGET_SPARC)
2332#ifdef TARGET_SPARC64
2333 cpu_model = "TI UltraSparc II";
2334#else
2335 cpu_model = "Fujitsu MB86904";
46027c07 2336#endif
aaed909a
FB		 2337#elif defined(TARGET_MIPS)
2338#if defined(TARGET_ABI_MIPSN32) || defined(TARGET_ABI_MIPSN64)
2339 cpu_model = "20Kc";
2340#else
2341 cpu_model = "24Kf";
2342#endif
2343#elif defined(TARGET_PPC)
7ded4f52
FB		 2344#ifdef TARGET_PPC64
2345 cpu_model = "970";
2346#else
aaed909a 2347 cpu_model = "750";
7ded4f52 2348#endif
aaed909a
FB		 2349#else
2350 cpu_model = "any";
2351#endif
2352 }
26a5f13b 2353 cpu_exec_init_all(0);
83fb7adf
FB		 2354 /* NOTE: we need to init the CPU at this stage to get
2355 qemu_host_page_size */
aaed909a
FB		 2356 env = cpu_init(cpu_model);
2357 if (!env) {
2358 fprintf(stderr, "Unable to find CPU definition\n");
2359 exit(1);
2360 }
d5975363 2361 thread_env = env;
3b46e624 2362
b6741956
FB		 2363 if (getenv("QEMU_STRACE")) {
2364 do_strace = 1;
b92c47c1
TS		 2365 }
2366
b12b6a18
TS		 2367 wrk = environ;
2368 while (*(wrk++))
2369 environ_count++;
2370
2371 target_environ = malloc((environ_count + 1) * sizeof(char *));
2372 if (!target_environ)
2373 abort();
2374 for (wrk = environ, dst = target_environ; *wrk; wrk++) {
2375 if (drop_ld_preload && !strncmp(*wrk, "LD_PRELOAD=", 11))
2376 continue;
2377 *(dst++) = strdup(*wrk);
2378 }
403f14ef 2379 *dst = NULL; /* NULL terminate target_environ */
b12b6a18
TS		 2380
2381 if (loader_exec(filename, argv+optind, target_environ, regs, info) != 0) {
2382 printf("Error loading %s\n", filename);
2383 _exit(1);
2384 }
2385
2386 for (wrk = target_environ; *wrk; wrk++) {
2387 free(*wrk);
31e31b8a 2388 }
3b46e624 2389
b12b6a18
TS		 2390 free(target_environ);
2391
4b74fe1f 2392 if (loglevel) {
54936004 2393 page_dump(logfile);
3b46e624 2394
8a4ed7ef
FB		 2395 fprintf(logfile, "start_brk 0x" TARGET_ABI_FMT_lx "\n", info->start_brk);
2396 fprintf(logfile, "end_code 0x" TARGET_ABI_FMT_lx "\n", info->end_code);
2397 fprintf(logfile, "start_code 0x" TARGET_ABI_FMT_lx "\n",
3d177870 2398 info->start_code);
8a4ed7ef 2399 fprintf(logfile, "start_data 0x" TARGET_ABI_FMT_lx "\n",
3d177870 2400 info->start_data);
8a4ed7ef
FB		 2401 fprintf(logfile, "end_data 0x" TARGET_ABI_FMT_lx "\n", info->end_data);
2402 fprintf(logfile, "start_stack 0x" TARGET_ABI_FMT_lx "\n",
3d177870 2403 info->start_stack);
8a4ed7ef
FB		 2404 fprintf(logfile, "brk 0x" TARGET_ABI_FMT_lx "\n", info->brk);
2405 fprintf(logfile, "entry 0x" TARGET_ABI_FMT_lx "\n", info->entry);
4b74fe1f 2406 }
31e31b8a 2407
53a5960a 2408 target_set_brk(info->brk);
31e31b8a 2409 syscall_init();
66fb9763 2410 signal_init();
31e31b8a 2411
851e67a1
FB		 2412 /* build Task State */
2413 memset(ts, 0, sizeof(TaskState));
624f7979 2414 init_task_state(ts);
978efd6a 2415 ts->info = info;
624f7979 2416 env->opaque = ts;
59faf6d6 2417 env->user_mode_only = 1;
3b46e624 2418
b346ff46 2419#if defined(TARGET_I386)
2e255c6b
FB		 2420 cpu_x86_set_cpl(env, 3);
2421
3802ce26 2422 env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
1bde465e
FB		 2423 env->hflags |= HF_PE_MASK;
2424 if (env->cpuid_features & CPUID_SSE) {
2425 env->cr[4] |= CR4_OSFXSR_MASK;
2426 env->hflags |= HF_OSFXSR_MASK;
2427 }
d2fd1af7 2428#ifndef TARGET_ABI32
4dbc422b
FB		 2429 /* enable 64 bit mode if possible */
2430 if (!(env->cpuid_ext2_features & CPUID_EXT2_LM)) {
2431 fprintf(stderr, "The selected x86 CPU does not support 64 bit mode\n");
2432 exit(1);
2433 }
d2fd1af7 2434 env->cr[4] |= CR4_PAE_MASK;
4dbc422b 2435 env->efer |= MSR_EFER_LMA | MSR_EFER_LME;
d2fd1af7
FB		 2436 env->hflags |= HF_LMA_MASK;
2437#endif
1bde465e 2438
415e561f
FB		 2439 /* flags setup : we activate the IRQs by default as in user mode */
2440 env->eflags |= IF_MASK;
3b46e624 2441
6dbad63e 2442 /* linux register setup */
d2fd1af7 2443#ifndef TARGET_ABI32
84409ddb
JM		 2444 env->regs[R_EAX] = regs->rax;
2445 env->regs[R_EBX] = regs->rbx;
2446 env->regs[R_ECX] = regs->rcx;
2447 env->regs[R_EDX] = regs->rdx;
2448 env->regs[R_ESI] = regs->rsi;
2449 env->regs[R_EDI] = regs->rdi;
2450 env->regs[R_EBP] = regs->rbp;
2451 env->regs[R_ESP] = regs->rsp;
2452 env->eip = regs->rip;
2453#else
0ecfa993
FB		 2454 env->regs[R_EAX] = regs->eax;
2455 env->regs[R_EBX] = regs->ebx;
2456 env->regs[R_ECX] = regs->ecx;
2457 env->regs[R_EDX] = regs->edx;
2458 env->regs[R_ESI] = regs->esi;
2459 env->regs[R_EDI] = regs->edi;
2460 env->regs[R_EBP] = regs->ebp;
2461 env->regs[R_ESP] = regs->esp;
dab2ed99 2462 env->eip = regs->eip;
84409ddb 2463#endif
31e31b8a 2464
f4beb510 2465 /* linux interrupt setup */
e441570f
AZ		 2466#ifndef TARGET_ABI32
2467 env->idt.limit = 511;
2468#else
2469 env->idt.limit = 255;
2470#endif
2471 env->idt.base = target_mmap(0, sizeof(uint64_t) * (env->idt.limit + 1),
2472 PROT_READ|PROT_WRITE,
2473 MAP_ANONYMOUS|MAP_PRIVATE, -1, 0);
2474 idt_table = g2h(env->idt.base);
f4beb510
FB		 2475 set_idt(0, 0);
2476 set_idt(1, 0);
2477 set_idt(2, 0);
2478 set_idt(3, 3);
2479 set_idt(4, 3);
ec95da6c 2480 set_idt(5, 0);
f4beb510
FB		 2481 set_idt(6, 0);
2482 set_idt(7, 0);
2483 set_idt(8, 0);
2484 set_idt(9, 0);
2485 set_idt(10, 0);
2486 set_idt(11, 0);
2487 set_idt(12, 0);
2488 set_idt(13, 0);
2489 set_idt(14, 0);
2490 set_idt(15, 0);
2491 set_idt(16, 0);
2492 set_idt(17, 0);
2493 set_idt(18, 0);
2494 set_idt(19, 0);
2495 set_idt(0x80, 3);
2496
6dbad63e 2497 /* linux segment setup */
8d18e893
FB		 2498 {
2499 uint64_t *gdt_table;
e441570f
AZ		 2500 env->gdt.base = target_mmap(0, sizeof(uint64_t) * TARGET_GDT_ENTRIES,
2501 PROT_READ|PROT_WRITE,
2502 MAP_ANONYMOUS|MAP_PRIVATE, -1, 0);
8d18e893 2503 env->gdt.limit = sizeof(uint64_t) * TARGET_GDT_ENTRIES - 1;
e441570f 2504 gdt_table = g2h(env->gdt.base);
d2fd1af7 2505#ifdef TARGET_ABI32
8d18e893
FB		 2506 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
2507 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
2508 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
d2fd1af7
FB		 2509#else
2510 /* 64 bit code segment */
2511 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
2512 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
2513 DESC_L_MASK |
2514 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
2515#endif
8d18e893
FB		 2516 write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff,
2517 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
2518 (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT));
2519 }
6dbad63e 2520 cpu_x86_load_seg(env, R_CS, __USER_CS);
d2fd1af7
FB		 2521 cpu_x86_load_seg(env, R_SS, __USER_DS);
2522#ifdef TARGET_ABI32
6dbad63e
FB		 2523 cpu_x86_load_seg(env, R_DS, __USER_DS);
2524 cpu_x86_load_seg(env, R_ES, __USER_DS);
6dbad63e
FB		 2525 cpu_x86_load_seg(env, R_FS, __USER_DS);
2526 cpu_x86_load_seg(env, R_GS, __USER_DS);
d6eb40f6
TS		 2527 /* This hack makes Wine work... */
2528 env->segs[R_FS].selector = 0;
d2fd1af7
FB		 2529#else
2530 cpu_x86_load_seg(env, R_DS, 0);
2531 cpu_x86_load_seg(env, R_ES, 0);
2532 cpu_x86_load_seg(env, R_FS, 0);
2533 cpu_x86_load_seg(env, R_GS, 0);
2534#endif
b346ff46
FB		 2535#elif defined(TARGET_ARM)
2536 {
2537 int i;
b5ff1b31 2538 cpsr_write(env, regs->uregs[16], 0xffffffff);
b346ff46
FB		 2539 for(i = 0; i < 16; i++) {
2540 env->regs[i] = regs->uregs[i];
2541 }
b346ff46 2542 }
93ac68bc 2543#elif defined(TARGET_SPARC)
060366c5
FB		 2544 {
2545 int i;
2546 env->pc = regs->pc;
2547 env->npc = regs->npc;
2548 env->y = regs->y;
2549 for(i = 0; i < 8; i++)
2550 env->gregs[i] = regs->u_regs[i];
2551 for(i = 0; i < 8; i++)
2552 env->regwptr[i] = regs->u_regs[i + 8];
2553 }
67867308
FB		 2554#elif defined(TARGET_PPC)
2555 {
2556 int i;
3fc6c082 2557
0411a972
JM		 2558#if defined(TARGET_PPC64)
2559#if defined(TARGET_ABI32)
2560 env->msr &= ~((target_ulong)1 << MSR_SF);
e85e7c6e 2561#else
0411a972
JM		 2562 env->msr |= (target_ulong)1 << MSR_SF;
2563#endif
84409ddb 2564#endif
67867308
FB		 2565 env->nip = regs->nip;
2566 for(i = 0; i < 32; i++) {
2567 env->gpr[i] = regs->gpr[i];
2568 }
2569 }
e6e5906b
PB		 2570#elif defined(TARGET_M68K)
2571 {
e6e5906b
PB		 2572 env->pc = regs->pc;
2573 env->dregs[0] = regs->d0;
2574 env->dregs[1] = regs->d1;
2575 env->dregs[2] = regs->d2;
2576 env->dregs[3] = regs->d3;
2577 env->dregs[4] = regs->d4;
2578 env->dregs[5] = regs->d5;
2579 env->dregs[6] = regs->d6;
2580 env->dregs[7] = regs->d7;
2581 env->aregs[0] = regs->a0;
2582 env->aregs[1] = regs->a1;
2583 env->aregs[2] = regs->a2;
2584 env->aregs[3] = regs->a3;
2585 env->aregs[4] = regs->a4;
2586 env->aregs[5] = regs->a5;
2587 env->aregs[6] = regs->a6;
2588 env->aregs[7] = regs->usp;
2589 env->sr = regs->sr;
2590 ts->sim_syscalls = 1;
2591 }
048f6b4d
FB		 2592#elif defined(TARGET_MIPS)
2593 {
2594 int i;
2595
2596 for(i = 0; i < 32; i++) {
b5dc7732 2597 env->active_tc.gpr[i] = regs->regs[i];
048f6b4d 2598 }
b5dc7732 2599 env->active_tc.PC = regs->cp0_epc;
048f6b4d 2600 }
fdf9b3e8
FB		 2601#elif defined(TARGET_SH4)
2602 {
2603 int i;
2604
2605 for(i = 0; i < 16; i++) {
2606 env->gregs[i] = regs->regs[i];
2607 }
2608 env->pc = regs->pc;
2609 }
7a3148a9
JM		 2610#elif defined(TARGET_ALPHA)
2611 {
2612 int i;
2613
2614 for(i = 0; i < 28; i++) {
992f48a0 2615 env->ir[i] = ((abi_ulong *)regs)[i];
7a3148a9
JM		 2616 }
2617 env->ipr[IPR_USP] = regs->usp;
2618 env->ir[30] = regs->usp;
2619 env->pc = regs->pc;
2620 env->unique = regs->unique;
2621 }
48733d19
TS		 2622#elif defined(TARGET_CRIS)
2623 {
2624 env->regs[0] = regs->r0;
2625 env->regs[1] = regs->r1;
2626 env->regs[2] = regs->r2;
2627 env->regs[3] = regs->r3;
2628 env->regs[4] = regs->r4;
2629 env->regs[5] = regs->r5;
2630 env->regs[6] = regs->r6;
2631 env->regs[7] = regs->r7;
2632 env->regs[8] = regs->r8;
2633 env->regs[9] = regs->r9;
2634 env->regs[10] = regs->r10;
2635 env->regs[11] = regs->r11;
2636 env->regs[12] = regs->r12;
2637 env->regs[13] = regs->r13;
2638 env->regs[14] = info->start_stack;
2639 env->regs[15] = regs->acr;
2640 env->pc = regs->erp;
2641 }
b346ff46
FB		 2642#else
2643#error unsupported target CPU
2644#endif
31e31b8a 2645
a87295e8
PB		 2646#if defined(TARGET_ARM) || defined(TARGET_M68K)
2647 ts->stack_base = info->start_stack;
2648 ts->heap_base = info->brk;
2649 /* This will be filled in on the first SYS_HEAPINFO call. */
2650 ts->heap_limit = 0;
2651#endif
2652
74c33bed
FB		 2653 if (gdbstub_port) {
2654 gdbserver_start (gdbstub_port);
1fddef4b
FB		 2655 gdb_handlesig(env, 0);
2656 }
1b6b029e
FB		 2657 cpu_loop(env);
2658 /* never exits */
31e31b8a
FB		 2659 return 0;
2660}
Empty description
This page took 0.621904 seconds and 4 git commands to generate.