]> Git Repo - qemu.git/blame - target-i386/cpu.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pc: Update rtc_cmos on CPU hot-plug
[qemu.git] / target-i386 / cpu.c
CommitLineData
c6dc6f63
AP		 1/*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19#include <stdlib.h>
20#include <stdio.h>
21#include <string.h>
22#include <inttypes.h>
23
24#include "cpu.h"
9c17d615 25#include "sysemu/kvm.h"
8932cfdf
EH		 26#include "sysemu/cpus.h"
27#include "topology.h"
c6dc6f63 28
1de7afc9
PB		 29#include "qemu/option.h"
30#include "qemu/config-file.h"
7b1b5d19 31#include "qapi/qmp/qerror.h"
c6dc6f63 32
7b1b5d19 33#include "qapi/visitor.h"
9c17d615 34#include "sysemu/arch_init.h"
71ad61d3 35
28f52cc0
VR		 36#include "hyperv.h"
37
65dee380 38#include "hw/hw.h"
b834b508 39#if defined(CONFIG_KVM)
ef8621b1 40#include <linux/kvm_para.h>
b834b508 41#endif
65dee380 42
9c17d615 43#include "sysemu/sysemu.h"
bdeec802 44#ifndef CONFIG_USER_ONLY
0d09e41a 45#include "hw/xen/xen.h"
bdeec802 46#include "hw/sysbus.h"
0d09e41a 47#include "hw/i386/apic_internal.h"
bdeec802
IM		 48#endif
49
99b88a17
IM		 50static void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
51 uint32_t vendor2, uint32_t vendor3)
52{
53 int i;
54 for (i = 0; i < 4; i++) {
55 dst[i] = vendor1 >> (8 * i);
56 dst[i + 4] = vendor2 >> (8 * i);
57 dst[i + 8] = vendor3 >> (8 * i);
58 }
59 dst[CPUID_VENDOR_SZ] = '\0';
60}
61
c6dc6f63
AP		 62/* feature flags taken from "Intel Processor Identification and the CPUID
63 * Instruction" and AMD's "CPUID Specification". In cases of disagreement
64 * between feature naming conventions, aliases may be added.
65 */
66static const char *feature_name[] = {
67 "fpu", "vme", "de", "pse",
68 "tsc", "msr", "pae", "mce",
69 "cx8", "apic", NULL, "sep",
70 "mtrr", "pge", "mca", "cmov",
71 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
72 NULL, "ds" /* Intel dts */, "acpi", "mmx",
73 "fxsr", "sse", "sse2", "ss",
74 "ht" /* Intel htt */, "tm", "ia64", "pbe",
75};
76static const char *ext_feature_name[] = {
f370be3c 77 "pni|sse3" /* Intel,AMD sse3 */, "pclmulqdq|pclmuldq", "dtes64", "monitor",
e117f772 78 "ds_cpl", "vmx", "smx", "est",
c6dc6f63 79 "tm2", "ssse3", "cid", NULL,
e117f772 80 "fma", "cx16", "xtpr", "pdcm",
434acb81 81 NULL, "pcid", "dca", "sse4.1|sse4_1",
e117f772 82 "sse4.2|sse4_2", "x2apic", "movbe", "popcnt",
eaf3f097 83 "tsc-deadline", "aes", "xsave", "osxsave",
c8acc380 84 "avx", "f16c", "rdrand", "hypervisor",
c6dc6f63 85};
3b671a40
EH		 86/* Feature names that are already defined on feature_name[] but are set on
87 * CPUID[8000_0001].EDX on AMD CPUs don't have their names on
88 * ext2_feature_name[]. They are copied automatically to cpuid_ext2_features
89 * if and only if CPU vendor is AMD.
90 */
c6dc6f63 91static const char *ext2_feature_name[] = {
3b671a40
EH		 92 NULL /* fpu */, NULL /* vme */, NULL /* de */, NULL /* pse */,
93 NULL /* tsc */, NULL /* msr */, NULL /* pae */, NULL /* mce */,
94 NULL /* cx8 */ /* AMD CMPXCHG8B */, NULL /* apic */, NULL, "syscall",
95 NULL /* mtrr */, NULL /* pge */, NULL /* mca */, NULL /* cmov */,
96 NULL /* pat */, NULL /* pse36 */, NULL, NULL /* Linux mp */,
97 "nx|xd", NULL, "mmxext", NULL /* mmx */,
98 NULL /* fxsr */, "fxsr_opt|ffxsr", "pdpe1gb" /* AMD Page1GB */, "rdtscp",
01f590d5 99 NULL, "lm|i64", "3dnowext", "3dnow",
c6dc6f63
AP		 100};
101static const char *ext3_feature_name[] = {
102 "lahf_lm" /* AMD LahfSahf */, "cmp_legacy", "svm", "extapic" /* AMD ExtApicSpace */,
103 "cr8legacy" /* AMD AltMovCr8 */, "abm", "sse4a", "misalignsse",
e117f772 104 "3dnowprefetch", "osvw", "ibs", "xop",
c8acc380
AP		 105 "skinit", "wdt", NULL, "lwp",
106 "fma4", "tce", NULL, "nodeid_msr",
107 NULL, "tbm", "topoext", "perfctr_core",
108 "perfctr_nb", NULL, NULL, NULL,
c6dc6f63
AP		 109 NULL, NULL, NULL, NULL,
110};
111
89e49c8b
EH		 112static const char *ext4_feature_name[] = {
113 NULL, NULL, "xstore", "xstore-en",
114 NULL, NULL, "xcrypt", "xcrypt-en",
115 "ace2", "ace2-en", "phe", "phe-en",
116 "pmm", "pmm-en", NULL, NULL,
117 NULL, NULL, NULL, NULL,
118 NULL, NULL, NULL, NULL,
119 NULL, NULL, NULL, NULL,
120 NULL, NULL, NULL, NULL,
121};
122
c6dc6f63 123static const char *kvm_feature_name[] = {
c3d39807
DS		 124 "kvmclock", "kvm_nopiodelay", "kvm_mmu", "kvmclock",
125 "kvm_asyncpf", "kvm_steal_time", "kvm_pv_eoi", NULL,
126 NULL, NULL, NULL, NULL,
127 NULL, NULL, NULL, NULL,
128 NULL, NULL, NULL, NULL,
129 NULL, NULL, NULL, NULL,
130 NULL, NULL, NULL, NULL,
131 NULL, NULL, NULL, NULL,
c6dc6f63
AP		 132};
133
296acb64
JR		 134static const char *svm_feature_name[] = {
135 "npt", "lbrv", "svm_lock", "nrip_save",
136 "tsc_scale", "vmcb_clean", "flushbyasid", "decodeassists",
137 NULL, NULL, "pause_filter", NULL,
138 "pfthreshold", NULL, NULL, NULL,
139 NULL, NULL, NULL, NULL,
140 NULL, NULL, NULL, NULL,
141 NULL, NULL, NULL, NULL,
142 NULL, NULL, NULL, NULL,
143};
144
a9321a4d 145static const char *cpuid_7_0_ebx_feature_name[] = {
811a8ae0
EH		 146 "fsgsbase", NULL, NULL, "bmi1", "hle", "avx2", NULL, "smep",
147 "bmi2", "erms", "invpcid", "rtm", NULL, NULL, NULL, NULL,
c8acc380 148 NULL, NULL, "rdseed", "adx", "smap", NULL, NULL, NULL,
a9321a4d
PA		 149 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
150};
151
5ef57876
EH		 152typedef struct FeatureWordInfo {
153 const char **feat_names;
bffd67b0
EH		 154 uint32_t cpuid_eax; /* Input EAX for CPUID */
155 int cpuid_reg; /* R_* register constant */
5ef57876
EH		 156} FeatureWordInfo;
157
158static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
bffd67b0
EH		 159 [FEAT_1_EDX] = {
160 .feat_names = feature_name,
161 .cpuid_eax = 1, .cpuid_reg = R_EDX,
162 },
163 [FEAT_1_ECX] = {
164 .feat_names = ext_feature_name,
165 .cpuid_eax = 1, .cpuid_reg = R_ECX,
166 },
167 [FEAT_8000_0001_EDX] = {
168 .feat_names = ext2_feature_name,
169 .cpuid_eax = 0x80000001, .cpuid_reg = R_EDX,
170 },
171 [FEAT_8000_0001_ECX] = {
172 .feat_names = ext3_feature_name,
173 .cpuid_eax = 0x80000001, .cpuid_reg = R_ECX,
174 },
89e49c8b
EH		 175 [FEAT_C000_0001_EDX] = {
176 .feat_names = ext4_feature_name,
177 .cpuid_eax = 0xC0000001, .cpuid_reg = R_EDX,
178 },
bffd67b0
EH		 179 [FEAT_KVM] = {
180 .feat_names = kvm_feature_name,
181 .cpuid_eax = KVM_CPUID_FEATURES, .cpuid_reg = R_EAX,
182 },
183 [FEAT_SVM] = {
184 .feat_names = svm_feature_name,
185 .cpuid_eax = 0x8000000A, .cpuid_reg = R_EDX,
186 },
187 [FEAT_7_0_EBX] = {
188 .feat_names = cpuid_7_0_ebx_feature_name,
189 .cpuid_eax = 7, .cpuid_reg = R_EBX,
190 },
5ef57876
EH		 191};
192
8b4beddc
EH		 193const char *get_register_name_32(unsigned int reg)
194{
195 static const char *reg_names[CPU_NB_REGS32] = {
196 [R_EAX] = "EAX",
197 [R_ECX] = "ECX",
198 [R_EDX] = "EDX",
199 [R_EBX] = "EBX",
200 [R_ESP] = "ESP",
201 [R_EBP] = "EBP",
202 [R_ESI] = "ESI",
203 [R_EDI] = "EDI",
204 };
205
206 if (reg > CPU_NB_REGS32) {
207 return NULL;
208 }
209 return reg_names[reg];
210}
211
c6dc6f63
AP		 212/* collects per-function cpuid data
213 */
214typedef struct model_features_t {
215 uint32_t *guest_feat;
216 uint32_t *host_feat;
bffd67b0 217 FeatureWord feat_word;
8b4beddc 218} model_features_t;
c6dc6f63
AP		 219
220int check_cpuid = 0;
221int enforce_cpuid = 0;
222
dc59944b
MT		 223static uint32_t kvm_default_features = (1 << KVM_FEATURE_CLOCKSOURCE) |
224 (1 << KVM_FEATURE_NOP_IO_DELAY) |
dc59944b
MT		 225 (1 << KVM_FEATURE_CLOCKSOURCE2) |
226 (1 << KVM_FEATURE_ASYNC_PF) |
227 (1 << KVM_FEATURE_STEAL_TIME) |
29694758 228 (1 << KVM_FEATURE_PV_EOI) |
dc59944b 229 (1 << KVM_FEATURE_CLOCKSOURCE_STABLE_BIT);
dc59944b 230
29694758 231void disable_kvm_pv_eoi(void)
dc59944b 232{
29694758 233 kvm_default_features &= ~(1UL << KVM_FEATURE_PV_EOI);
dc59944b
MT		 234}
235
bb44e0d1
JK		 236void host_cpuid(uint32_t function, uint32_t count,
237 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
bdde476a
AP		 238{
239#if defined(CONFIG_KVM)
a1fd24af
AL		 240 uint32_t vec[4];
241
242#ifdef __x86_64__
243 asm volatile("cpuid"
244 : "=a"(vec[0]), "=b"(vec[1]),
245 "=c"(vec[2]), "=d"(vec[3])
246 : "0"(function), "c"(count) : "cc");
247#else
248 asm volatile("pusha \n\t"
249 "cpuid \n\t"
250 "mov %%eax, 0(%2) \n\t"
251 "mov %%ebx, 4(%2) \n\t"
252 "mov %%ecx, 8(%2) \n\t"
253 "mov %%edx, 12(%2) \n\t"
254 "popa"
255 : : "a"(function), "c"(count), "S"(vec)
256 : "memory", "cc");
257#endif
258
bdde476a 259 if (eax)
a1fd24af 260 *eax = vec[0];
bdde476a 261 if (ebx)
a1fd24af 262 *ebx = vec[1];
bdde476a 263 if (ecx)
a1fd24af 264 *ecx = vec[2];
bdde476a 265 if (edx)
a1fd24af 266 *edx = vec[3];
bdde476a
AP		 267#endif
268}
c6dc6f63
AP		 269
270#define iswhite(c) ((c) && ((c) <= ' ' || '~' < (c)))
271
272/* general substring compare of *[s1..e1) and *[s2..e2). sx is start of
273 * a substring. ex if !NULL points to the first char after a substring,
274 * otherwise the string is assumed to sized by a terminating nul.
275 * Return lexical ordering of *s1:*s2.
276 */
277static int sstrcmp(const char *s1, const char *e1, const char *s2,
278 const char *e2)
279{
280 for (;;) {
281 if (!*s1 || !*s2 || *s1 != *s2)
282 return (*s1 - *s2);
283 ++s1, ++s2;
284 if (s1 == e1 && s2 == e2)
285 return (0);
286 else if (s1 == e1)
287 return (*s2);
288 else if (s2 == e2)
289 return (*s1);
290 }
291}
292
293/* compare *[s..e) to *altstr. *altstr may be a simple string or multiple
294 * '|' delimited (possibly empty) strings in which case search for a match
295 * within the alternatives proceeds left to right. Return 0 for success,
296 * non-zero otherwise.
297 */
298static int altcmp(const char *s, const char *e, const char *altstr)
299{
300 const char *p, *q;
301
302 for (q = p = altstr; ; ) {
303 while (*p && *p != '|')
304 ++p;
305 if ((q == p && !*s) || (q != p && !sstrcmp(s, e, q, p)))
306 return (0);
307 if (!*p)
308 return (1);
309 else
310 q = ++p;
311 }
312}
313
314/* search featureset for flag *[s..e), if found set corresponding bit in
e41e0fc6 315 * *pval and return true, otherwise return false
c6dc6f63 316 */
e41e0fc6
JK		 317static bool lookup_feature(uint32_t *pval, const char *s, const char *e,
318 const char **featureset)
c6dc6f63
AP		 319{
320 uint32_t mask;
321 const char **ppc;
e41e0fc6 322 bool found = false;
c6dc6f63 323
e41e0fc6 324 for (mask = 1, ppc = featureset; mask; mask <<= 1, ++ppc) {
c6dc6f63
AP		 325 if (*ppc && !altcmp(s, e, *ppc)) {
326 *pval |= mask;
e41e0fc6 327 found = true;
c6dc6f63 328 }
e41e0fc6
JK		 329 }
330 return found;
c6dc6f63
AP		 331}
332
5ef57876
EH		 333static void add_flagname_to_bitmaps(const char *flagname,
334 FeatureWordArray words)
c6dc6f63 335{
5ef57876
EH		 336 FeatureWord w;
337 for (w = 0; w < FEATURE_WORDS; w++) {
338 FeatureWordInfo *wi = &feature_word_info[w];
339 if (wi->feat_names &&
340 lookup_feature(&words[w], flagname, NULL, wi->feat_names)) {
341 break;
342 }
343 }
344 if (w == FEATURE_WORDS) {
345 fprintf(stderr, "CPU feature %s not found\n", flagname);
346 }
c6dc6f63
AP		 347}
348
349typedef struct x86_def_t {
c6dc6f63
AP		 350 const char *name;
351 uint32_t level;
99b88a17
IM		 352 /* vendor is zero-terminated, 12 character ASCII string */
353 char vendor[CPUID_VENDOR_SZ + 1];
c6dc6f63
AP		 354 int family;
355 int model;
356 int stepping;
296acb64
JR		 357 uint32_t features, ext_features, ext2_features, ext3_features;
358 uint32_t kvm_features, svm_features;
c6dc6f63
AP		 359 uint32_t xlevel;
360 char model_id[48];
b3baa152
BW		 361 /* Store the results of Centaur's CPUID instructions */
362 uint32_t ext4_features;
363 uint32_t xlevel2;
13526728
EH		 364 /* The feature bits on CPUID[EAX=7,ECX=0].EBX */
365 uint32_t cpuid_7_0_ebx_features;
c6dc6f63
AP		 366} x86_def_t;
367
368#define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
369#define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
370 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
371#define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
372 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
373 CPUID_PSE36 | CPUID_FXSR)
374#define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
375#define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
376 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
377 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
378 CPUID_PAE | CPUID_SEP | CPUID_APIC)
379
551a2dec
AP		 380#define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
381 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
382 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
383 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
384 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS)
8560efed
AJ		 385 /* partly implemented:
386 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64)
387 CPUID_PSE36 (needed for Solaris) */
388 /* missing:
389 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
e71827bc
AJ		 390#define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | \
391 CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 | \
392 CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_POPCNT | \
d640045a 393 CPUID_EXT_MOVBE | CPUID_EXT_AES | CPUID_EXT_HYPERVISOR)
8560efed 394 /* missing:
e71827bc
AJ		 395 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_SMX,
396 CPUID_EXT_EST, CPUID_EXT_TM2, CPUID_EXT_CID, CPUID_EXT_FMA,
397 CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_PCID, CPUID_EXT_DCA,
d640045a
AJ		 398 CPUID_EXT_X2APIC, CPUID_EXT_TSC_DEADLINE_TIMER, CPUID_EXT_XSAVE,
399 CPUID_EXT_OSXSAVE, CPUID_EXT_AVX, CPUID_EXT_F16C,
83f7dc28 400 CPUID_EXT_RDRAND */
60032ac0 401#define TCG_EXT2_FEATURES ((TCG_FEATURES & CPUID_EXT2_AMD_ALIASES) | \
551a2dec
AP		 402 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
403 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT)
8560efed
AJ		 404 /* missing:
405 CPUID_EXT2_PDPE1GB */
551a2dec
AP		 406#define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
407 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
296acb64 408#define TCG_SVM_FEATURES 0
7073fbad 409#define TCG_7_0_EBX_FEATURES (CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_SMAP \
cd7f97ca 410 CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX)
111994ee 411 /* missing:
7073fbad
RH		 412 CPUID_7_0_EBX_FSGSBASE, CPUID_7_0_EBX_HLE, CPUID_7_0_EBX_AVX2,
413 CPUID_7_0_EBX_ERMS, CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
cd7f97ca 414 CPUID_7_0_EBX_RDSEED */
551a2dec 415
7fc9b714 416/* built-in CPU model definitions
c6dc6f63
AP		 417 */
418static x86_def_t builtin_x86_defs[] = {
c6dc6f63
AP		 419 {
420 .name = "qemu64",
421 .level = 4,
99b88a17 422 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 423 .family = 6,
424 .model = 2,
425 .stepping = 3,
426 .features = PPRO_FEATURES |
c6dc6f63 427 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
c6dc6f63
AP		 428 CPUID_PSE36,
429 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_CX16 | CPUID_EXT_POPCNT,
60032ac0 430 .ext2_features = (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
c6dc6f63
AP		 431 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
432 .ext3_features = CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
433 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
434 .xlevel = 0x8000000A,
c6dc6f63
AP		 435 },
436 {
437 .name = "phenom",
438 .level = 5,
99b88a17 439 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 440 .family = 16,
441 .model = 2,
442 .stepping = 3,
c6dc6f63
AP		 443 .features = PPRO_FEATURES |
444 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
8560efed 445 CPUID_PSE36 | CPUID_VME | CPUID_HT,
c6dc6f63
AP		 446 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
447 CPUID_EXT_POPCNT,
60032ac0 448 .ext2_features = (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
c6dc6f63
AP		 449 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
450 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
8560efed 451 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
c6dc6f63
AP		 452 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
453 CPUID_EXT3_CR8LEG,
454 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
455 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
456 .ext3_features = CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
457 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
296acb64 458 .svm_features = CPUID_SVM_NPT | CPUID_SVM_LBRV,
c6dc6f63
AP		 459 .xlevel = 0x8000001A,
460 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
461 },
462 {
463 .name = "core2duo",
464 .level = 10,
99b88a17 465 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 466 .family = 6,
467 .model = 15,
468 .stepping = 11,
c6dc6f63
AP		 469 .features = PPRO_FEATURES |
470 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
8560efed
AJ		 471 CPUID_PSE36 | CPUID_VME | CPUID_DTS | CPUID_ACPI | CPUID_SS |
472 CPUID_HT | CPUID_TM | CPUID_PBE,
473 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
474 CPUID_EXT_DTES64 | CPUID_EXT_DSCPL | CPUID_EXT_VMX | CPUID_EXT_EST |
475 CPUID_EXT_TM2 | CPUID_EXT_CX16 | CPUID_EXT_XTPR | CPUID_EXT_PDCM,
c6dc6f63
AP		 476 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
477 .ext3_features = CPUID_EXT3_LAHF_LM,
478 .xlevel = 0x80000008,
479 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
480 },
481 {
482 .name = "kvm64",
483 .level = 5,
99b88a17 484 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 485 .family = 15,
486 .model = 6,
487 .stepping = 1,
488 /* Missing: CPUID_VME, CPUID_HT */
489 .features = PPRO_FEATURES |
490 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
491 CPUID_PSE36,
492 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
493 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_CX16,
494 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
60032ac0 495 .ext2_features = (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
c6dc6f63
AP		 496 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
497 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
498 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
499 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
500 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
501 .ext3_features = 0,
502 .xlevel = 0x80000008,
503 .model_id = "Common KVM processor"
504 },
c6dc6f63
AP		 505 {
506 .name = "qemu32",
507 .level = 4,
99b88a17 508 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 509 .family = 6,
510 .model = 3,
511 .stepping = 3,
512 .features = PPRO_FEATURES,
513 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_POPCNT,
58012d66 514 .xlevel = 0x80000004,
c6dc6f63 515 },
eafaf1e5
AP		 516 {
517 .name = "kvm32",
518 .level = 5,
99b88a17 519 .vendor = CPUID_VENDOR_INTEL,
eafaf1e5
AP		 520 .family = 15,
521 .model = 6,
522 .stepping = 1,
523 .features = PPRO_FEATURES |
524 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
525 .ext_features = CPUID_EXT_SSE3,
60032ac0 526 .ext2_features = PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES,
eafaf1e5
AP		 527 .ext3_features = 0,
528 .xlevel = 0x80000008,
529 .model_id = "Common 32-bit KVM processor"
530 },
c6dc6f63
AP		 531 {
532 .name = "coreduo",
533 .level = 10,
99b88a17 534 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 535 .family = 6,
536 .model = 14,
537 .stepping = 8,
c6dc6f63 538 .features = PPRO_FEATURES | CPUID_VME |
8560efed
AJ		 539 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_DTS | CPUID_ACPI |
540 CPUID_SS | CPUID_HT | CPUID_TM | CPUID_PBE,
541 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_VMX |
542 CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR | CPUID_EXT_PDCM,
c6dc6f63
AP		 543 .ext2_features = CPUID_EXT2_NX,
544 .xlevel = 0x80000008,
545 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
546 },
547 {
548 .name = "486",
58012d66 549 .level = 1,
99b88a17 550 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 551 .family = 4,
552 .model = 0,
553 .stepping = 0,
554 .features = I486_FEATURES,
555 .xlevel = 0,
556 },
557 {
558 .name = "pentium",
559 .level = 1,
99b88a17 560 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 561 .family = 5,
562 .model = 4,
563 .stepping = 3,
564 .features = PENTIUM_FEATURES,
565 .xlevel = 0,
566 },
567 {
568 .name = "pentium2",
569 .level = 2,
99b88a17 570 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 571 .family = 6,
572 .model = 5,
573 .stepping = 2,
574 .features = PENTIUM2_FEATURES,
575 .xlevel = 0,
576 },
577 {
578 .name = "pentium3",
579 .level = 2,
99b88a17 580 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 581 .family = 6,
582 .model = 7,
583 .stepping = 3,
584 .features = PENTIUM3_FEATURES,
585 .xlevel = 0,
586 },
587 {
588 .name = "athlon",
589 .level = 2,
99b88a17 590 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 591 .family = 6,
592 .model = 2,
593 .stepping = 3,
60032ac0
EH		 594 .features = PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR |
595 CPUID_MCA,
596 .ext2_features = (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
597 CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
c6dc6f63 598 .xlevel = 0x80000008,
c6dc6f63
AP		 599 },
600 {
601 .name = "n270",
602 /* original is on level 10 */
603 .level = 5,
99b88a17 604 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 605 .family = 6,
606 .model = 28,
607 .stepping = 2,
608 .features = PPRO_FEATURES |
8560efed
AJ		 609 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME | CPUID_DTS |
610 CPUID_ACPI | CPUID_SS | CPUID_HT | CPUID_TM | CPUID_PBE,
c6dc6f63 611 /* Some CPUs got no CPUID_SEP */
8560efed
AJ		 612 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
613 CPUID_EXT_DSCPL | CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR,
60032ac0
EH		 614 .ext2_features = (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
615 CPUID_EXT2_NX,
8560efed 616 .ext3_features = CPUID_EXT3_LAHF_LM,
c6dc6f63
AP		 617 .xlevel = 0x8000000A,
618 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
619 },
3eca4642
EH		 620 {
621 .name = "Conroe",
622 .level = 2,
99b88a17 623 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 624 .family = 6,
625 .model = 2,
626 .stepping = 3,
627 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
628 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
629 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
630 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
631 CPUID_DE | CPUID_FP87,
632 .ext_features = CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
633 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
634 .ext3_features = CPUID_EXT3_LAHF_LM,
635 .xlevel = 0x8000000A,
636 .model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)",
637 },
638 {
639 .name = "Penryn",
640 .level = 2,
99b88a17 641 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 642 .family = 6,
643 .model = 2,
644 .stepping = 3,
645 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
646 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
647 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
648 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
649 CPUID_DE | CPUID_FP87,
650 .ext_features = CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
651 CPUID_EXT_SSE3,
652 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
653 .ext3_features = CPUID_EXT3_LAHF_LM,
654 .xlevel = 0x8000000A,
655 .model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)",
656 },
657 {
658 .name = "Nehalem",
659 .level = 2,
99b88a17 660 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 661 .family = 6,
662 .model = 2,
663 .stepping = 3,
664 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
665 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
666 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
667 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
668 CPUID_DE | CPUID_FP87,
669 .ext_features = CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
670 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
671 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
672 .ext3_features = CPUID_EXT3_LAHF_LM,
673 .xlevel = 0x8000000A,
674 .model_id = "Intel Core i7 9xx (Nehalem Class Core i7)",
675 },
676 {
677 .name = "Westmere",
678 .level = 11,
99b88a17 679 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 680 .family = 6,
681 .model = 44,
682 .stepping = 1,
683 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
684 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
685 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
686 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
687 CPUID_DE | CPUID_FP87,
688 .ext_features = CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
689 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
41cb383f 690 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
3eca4642
EH		 691 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
692 .ext3_features = CPUID_EXT3_LAHF_LM,
693 .xlevel = 0x8000000A,
694 .model_id = "Westmere E56xx/L56xx/X56xx (Nehalem-C)",
695 },
696 {
697 .name = "SandyBridge",
698 .level = 0xd,
99b88a17 699 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 700 .family = 6,
701 .model = 42,
702 .stepping = 1,
703 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
704 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
705 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
706 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
707 CPUID_DE | CPUID_FP87,
708 .ext_features = CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
709 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
710 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
711 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
712 CPUID_EXT_SSE3,
713 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
714 CPUID_EXT2_SYSCALL,
715 .ext3_features = CPUID_EXT3_LAHF_LM,
716 .xlevel = 0x8000000A,
717 .model_id = "Intel Xeon E312xx (Sandy Bridge)",
718 },
37507094
EH		 719 {
720 .name = "Haswell",
721 .level = 0xd,
99b88a17 722 .vendor = CPUID_VENDOR_INTEL,
37507094
EH		 723 .family = 6,
724 .model = 60,
725 .stepping = 1,
726 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
727 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
80ae4160 728 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
37507094
EH		 729 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
730 CPUID_DE | CPUID_FP87,
731 .ext_features = CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
732 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
733 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
734 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
735 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
736 CPUID_EXT_PCID,
80ae4160
EH		 737 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
738 CPUID_EXT2_SYSCALL,
37507094
EH		 739 .ext3_features = CPUID_EXT3_LAHF_LM,
740 .cpuid_7_0_ebx_features = CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
741 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
742 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
743 CPUID_7_0_EBX_RTM,
744 .xlevel = 0x8000000A,
745 .model_id = "Intel Core Processor (Haswell)",
746 },
3eca4642
EH		 747 {
748 .name = "Opteron_G1",
749 .level = 5,
99b88a17 750 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 751 .family = 15,
752 .model = 6,
753 .stepping = 1,
754 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
755 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
756 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
757 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
758 CPUID_DE | CPUID_FP87,
759 .ext_features = CPUID_EXT_SSE3,
760 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
761 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
762 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
763 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
764 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
765 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
766 .xlevel = 0x80000008,
767 .model_id = "AMD Opteron 240 (Gen 1 Class Opteron)",
768 },
769 {
770 .name = "Opteron_G2",
771 .level = 5,
99b88a17 772 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 773 .family = 15,
774 .model = 6,
775 .stepping = 1,
776 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
777 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
778 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
779 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
780 CPUID_DE | CPUID_FP87,
781 .ext_features = CPUID_EXT_CX16 | CPUID_EXT_SSE3,
782 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_FXSR |
783 CPUID_EXT2_MMX | CPUID_EXT2_NX | CPUID_EXT2_PSE36 |
784 CPUID_EXT2_PAT | CPUID_EXT2_CMOV | CPUID_EXT2_MCA |
785 CPUID_EXT2_PGE | CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL |
786 CPUID_EXT2_APIC | CPUID_EXT2_CX8 | CPUID_EXT2_MCE |
787 CPUID_EXT2_PAE | CPUID_EXT2_MSR | CPUID_EXT2_TSC | CPUID_EXT2_PSE |
788 CPUID_EXT2_DE | CPUID_EXT2_FPU,
789 .ext3_features = CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
790 .xlevel = 0x80000008,
791 .model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)",
792 },
793 {
794 .name = "Opteron_G3",
795 .level = 5,
99b88a17 796 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 797 .family = 15,
798 .model = 6,
799 .stepping = 1,
800 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
801 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
802 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
803 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
804 CPUID_DE | CPUID_FP87,
805 .ext_features = CPUID_EXT_POPCNT | CPUID_EXT_CX16 | CPUID_EXT_MONITOR |
806 CPUID_EXT_SSE3,
807 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_FXSR |
808 CPUID_EXT2_MMX | CPUID_EXT2_NX | CPUID_EXT2_PSE36 |
809 CPUID_EXT2_PAT | CPUID_EXT2_CMOV | CPUID_EXT2_MCA |
810 CPUID_EXT2_PGE | CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL |
811 CPUID_EXT2_APIC | CPUID_EXT2_CX8 | CPUID_EXT2_MCE |
812 CPUID_EXT2_PAE | CPUID_EXT2_MSR | CPUID_EXT2_TSC | CPUID_EXT2_PSE |
813 CPUID_EXT2_DE | CPUID_EXT2_FPU,
814 .ext3_features = CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A |
815 CPUID_EXT3_ABM | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
816 .xlevel = 0x80000008,
817 .model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)",
818 },
819 {
820 .name = "Opteron_G4",
821 .level = 0xd,
99b88a17 822 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 823 .family = 21,
824 .model = 1,
825 .stepping = 2,
826 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
827 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
828 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
829 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
830 CPUID_DE | CPUID_FP87,
831 .ext_features = CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
832 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
833 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
834 CPUID_EXT_SSE3,
835 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_RDTSCP |
836 CPUID_EXT2_PDPE1GB | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
837 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
838 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
839 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
840 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
841 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
842 .ext3_features = CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
843 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
844 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
845 CPUID_EXT3_LAHF_LM,
846 .xlevel = 0x8000001A,
847 .model_id = "AMD Opteron 62xx class CPU",
848 },
021941b9
AP		 849 {
850 .name = "Opteron_G5",
851 .level = 0xd,
99b88a17 852 .vendor = CPUID_VENDOR_AMD,
021941b9
AP		 853 .family = 21,
854 .model = 2,
855 .stepping = 0,
856 .features = CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
857 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
858 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
859 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
860 CPUID_DE | CPUID_FP87,
861 .ext_features = CPUID_EXT_F16C | CPUID_EXT_AVX | CPUID_EXT_XSAVE |
862 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
863 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_FMA |
864 CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
865 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_RDTSCP |
866 CPUID_EXT2_PDPE1GB | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
867 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
868 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
869 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
870 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
871 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
872 .ext3_features = CPUID_EXT3_TBM | CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
873 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
874 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
875 CPUID_EXT3_LAHF_LM,
876 .xlevel = 0x8000001A,
877 .model_id = "AMD Opteron 63xx class CPU",
878 },
c6dc6f63
AP		 879};
880
e4ab0d6b 881#ifdef CONFIG_KVM
c6dc6f63
AP		 882static int cpu_x86_fill_model_id(char *str)
883{
884 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
885 int i;
886
887 for (i = 0; i < 3; i++) {
888 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
889 memcpy(str + i * 16 + 0, &eax, 4);
890 memcpy(str + i * 16 + 4, &ebx, 4);
891 memcpy(str + i * 16 + 8, &ecx, 4);
892 memcpy(str + i * 16 + 12, &edx, 4);
893 }
894 return 0;
895}
e4ab0d6b 896#endif
c6dc6f63 897
6e746f30
EH		 898/* Fill a x86_def_t struct with information about the host CPU, and
899 * the CPU features supported by the host hardware + host kernel
900 *
901 * This function may be called only if KVM is enabled.
902 */
903static void kvm_cpu_fill_host(x86_def_t *x86_cpu_def)
c6dc6f63 904{
e4ab0d6b 905#ifdef CONFIG_KVM
12869995 906 KVMState *s = kvm_state;
c6dc6f63
AP		 907 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
908
6e746f30
EH		 909 assert(kvm_enabled());
910
c6dc6f63
AP		 911 x86_cpu_def->name = "host";
912 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
99b88a17 913 x86_cpu_vendor_words2str(x86_cpu_def->vendor, ebx, edx, ecx);
c6dc6f63
AP		 914
915 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
916 x86_cpu_def->family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
917 x86_cpu_def->model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
918 x86_cpu_def->stepping = eax & 0x0F;
c6dc6f63 919
12869995
EH		 920 x86_cpu_def->level = kvm_arch_get_supported_cpuid(s, 0x0, 0, R_EAX);
921 x86_cpu_def->features = kvm_arch_get_supported_cpuid(s, 0x1, 0, R_EDX);
922 x86_cpu_def->ext_features = kvm_arch_get_supported_cpuid(s, 0x1, 0, R_ECX);
c6dc6f63 923
6e746f30 924 if (x86_cpu_def->level >= 7) {
12869995
EH		 925 x86_cpu_def->cpuid_7_0_ebx_features =
926 kvm_arch_get_supported_cpuid(s, 0x7, 0, R_EBX);
13526728
EH		 927 } else {
928 x86_cpu_def->cpuid_7_0_ebx_features = 0;
929 }
930
12869995
EH		 931 x86_cpu_def->xlevel = kvm_arch_get_supported_cpuid(s, 0x80000000, 0, R_EAX);
932 x86_cpu_def->ext2_features =
933 kvm_arch_get_supported_cpuid(s, 0x80000001, 0, R_EDX);
934 x86_cpu_def->ext3_features =
935 kvm_arch_get_supported_cpuid(s, 0x80000001, 0, R_ECX);
c6dc6f63 936
c6dc6f63 937 cpu_x86_fill_model_id(x86_cpu_def->model_id);
c6dc6f63 938
b3baa152 939 /* Call Centaur's CPUID instruction. */
99b88a17 940 if (!strcmp(x86_cpu_def->vendor, CPUID_VENDOR_VIA)) {
b3baa152 941 host_cpuid(0xC0000000, 0, &eax, &ebx, &ecx, &edx);
12869995 942 eax = kvm_arch_get_supported_cpuid(s, 0xC0000000, 0, R_EAX);
b3baa152
BW		 943 if (eax >= 0xC0000001) {
944 /* Support VIA max extended level */
945 x86_cpu_def->xlevel2 = eax;
946 host_cpuid(0xC0000001, 0, &eax, &ebx, &ecx, &edx);
12869995
EH		 947 x86_cpu_def->ext4_features =
948 kvm_arch_get_supported_cpuid(s, 0xC0000001, 0, R_EDX);
b3baa152
BW		 949 }
950 }
296acb64 951
fcb93c03
EH		 952 /* Other KVM-specific feature fields: */
953 x86_cpu_def->svm_features =
954 kvm_arch_get_supported_cpuid(s, 0x8000000A, 0, R_EDX);
bd004bef
EH		 955 x86_cpu_def->kvm_features =
956 kvm_arch_get_supported_cpuid(s, KVM_CPUID_FEATURES, 0, R_EAX);
fcb93c03 957
e4ab0d6b 958#endif /* CONFIG_KVM */
c6dc6f63
AP		 959}
960
bffd67b0 961static int unavailable_host_feature(FeatureWordInfo *f, uint32_t mask)
c6dc6f63
AP		 962{
963 int i;
964
965 for (i = 0; i < 32; ++i)
966 if (1 << i & mask) {
bffd67b0 967 const char *reg = get_register_name_32(f->cpuid_reg);
8b4beddc
EH		 968 assert(reg);
969 fprintf(stderr, "warning: host doesn't support requested feature: "
970 "CPUID.%02XH:%s%s%s [bit %d]\n",
bffd67b0
EH		 971 f->cpuid_eax, reg,
972 f->feat_names[i] ? "." : "",
973 f->feat_names[i] ? f->feat_names[i] : "", i);
c6dc6f63
AP		 974 break;
975 }
976 return 0;
977}
978
07ca5945
EH		 979/* Check if all requested cpu flags are making their way to the guest
980 *
981 * Returns 0 if all flags are supported by the host, non-zero otherwise.
6e746f30
EH		 982 *
983 * This function may be called only if KVM is enabled.
c6dc6f63 984 */
5ec01c2e 985static int kvm_check_features_against_host(X86CPU *cpu)
c6dc6f63 986{
5ec01c2e 987 CPUX86State *env = &cpu->env;
c6dc6f63
AP		 988 x86_def_t host_def;
989 uint32_t mask;
990 int rv, i;
991 struct model_features_t ft[] = {
5ec01c2e 992 {&env->cpuid_features, &host_def.features,
bffd67b0 993 FEAT_1_EDX },
5ec01c2e 994 {&env->cpuid_ext_features, &host_def.ext_features,
bffd67b0 995 FEAT_1_ECX },
5ec01c2e 996 {&env->cpuid_ext2_features, &host_def.ext2_features,
bffd67b0 997 FEAT_8000_0001_EDX },
5ec01c2e 998 {&env->cpuid_ext3_features, &host_def.ext3_features,
bffd67b0 999 FEAT_8000_0001_ECX },
5ec01c2e 1000 {&env->cpuid_ext4_features, &host_def.ext4_features,
07ca5945 1001 FEAT_C000_0001_EDX },
5ec01c2e 1002 {&env->cpuid_7_0_ebx_features, &host_def.cpuid_7_0_ebx_features,
07ca5945 1003 FEAT_7_0_EBX },
5ec01c2e 1004 {&env->cpuid_svm_features, &host_def.svm_features,
07ca5945 1005 FEAT_SVM },
5ec01c2e 1006 {&env->cpuid_kvm_features, &host_def.kvm_features,
07ca5945 1007 FEAT_KVM },
8b4beddc 1008 };
c6dc6f63 1009
6e746f30
EH		 1010 assert(kvm_enabled());
1011
1012 kvm_cpu_fill_host(&host_def);
bffd67b0
EH		 1013 for (rv = 0, i = 0; i < ARRAY_SIZE(ft); ++i) {
1014 FeatureWord w = ft[i].feat_word;
1015 FeatureWordInfo *wi = &feature_word_info[w];
1016 for (mask = 1; mask; mask <<= 1) {
e8beac00 1017 if (*ft[i].guest_feat & mask &&
c6dc6f63 1018 !(*ft[i].host_feat & mask)) {
bffd67b0
EH		 1019 unavailable_host_feature(wi, mask);
1020 rv = 1;
1021 }
1022 }
1023 }
c6dc6f63
AP		 1024 return rv;
1025}
1026
95b8519d
AF		 1027static void x86_cpuid_version_get_family(Object *obj, Visitor *v, void *opaque,
1028 const char *name, Error **errp)
1029{
1030 X86CPU *cpu = X86_CPU(obj);
1031 CPUX86State *env = &cpu->env;
1032 int64_t value;
1033
1034 value = (env->cpuid_version >> 8) & 0xf;
1035 if (value == 0xf) {
1036 value += (env->cpuid_version >> 20) & 0xff;
1037 }
1038 visit_type_int(v, &value, name, errp);
1039}
1040
71ad61d3
AF		 1041static void x86_cpuid_version_set_family(Object *obj, Visitor *v, void *opaque,
1042 const char *name, Error **errp)
ed5e1ec3 1043{
71ad61d3
AF		 1044 X86CPU *cpu = X86_CPU(obj);
1045 CPUX86State *env = &cpu->env;
1046 const int64_t min = 0;
1047 const int64_t max = 0xff + 0xf;
1048 int64_t value;
1049
1050 visit_type_int(v, &value, name, errp);
1051 if (error_is_set(errp)) {
1052 return;
1053 }
1054 if (value < min || value > max) {
1055 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1056 name ? name : "null", value, min, max);
1057 return;
1058 }
1059
ed5e1ec3 1060 env->cpuid_version &= ~0xff00f00;
71ad61d3
AF		 1061 if (value > 0x0f) {
1062 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
ed5e1ec3 1063 } else {
71ad61d3 1064 env->cpuid_version |= value << 8;
ed5e1ec3
AF		 1065 }
1066}
1067
67e30c83
AF		 1068static void x86_cpuid_version_get_model(Object *obj, Visitor *v, void *opaque,
1069 const char *name, Error **errp)
1070{
1071 X86CPU *cpu = X86_CPU(obj);
1072 CPUX86State *env = &cpu->env;
1073 int64_t value;
1074
1075 value = (env->cpuid_version >> 4) & 0xf;
1076 value |= ((env->cpuid_version >> 16) & 0xf) << 4;
1077 visit_type_int(v, &value, name, errp);
1078}
1079
c5291a4f
AF		 1080static void x86_cpuid_version_set_model(Object *obj, Visitor *v, void *opaque,
1081 const char *name, Error **errp)
b0704cbd 1082{
c5291a4f
AF		 1083 X86CPU *cpu = X86_CPU(obj);
1084 CPUX86State *env = &cpu->env;
1085 const int64_t min = 0;
1086 const int64_t max = 0xff;
1087 int64_t value;
1088
1089 visit_type_int(v, &value, name, errp);
1090 if (error_is_set(errp)) {
1091 return;
1092 }
1093 if (value < min || value > max) {
1094 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1095 name ? name : "null", value, min, max);
1096 return;
1097 }
1098
b0704cbd 1099 env->cpuid_version &= ~0xf00f0;
c5291a4f 1100 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
b0704cbd
AF		 1101}
1102
35112e41
AF		 1103static void x86_cpuid_version_get_stepping(Object *obj, Visitor *v,
1104 void *opaque, const char *name,
1105 Error **errp)
1106{
1107 X86CPU *cpu = X86_CPU(obj);
1108 CPUX86State *env = &cpu->env;
1109 int64_t value;
1110
1111 value = env->cpuid_version & 0xf;
1112 visit_type_int(v, &value, name, errp);
1113}
1114
036e2222
AF		 1115static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
1116 void *opaque, const char *name,
1117 Error **errp)
38c3dc46 1118{
036e2222
AF		 1119 X86CPU *cpu = X86_CPU(obj);
1120 CPUX86State *env = &cpu->env;
1121 const int64_t min = 0;
1122 const int64_t max = 0xf;
1123 int64_t value;
1124
1125 visit_type_int(v, &value, name, errp);
1126 if (error_is_set(errp)) {
1127 return;
1128 }
1129 if (value < min || value > max) {
1130 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1131 name ? name : "null", value, min, max);
1132 return;
1133 }
1134
38c3dc46 1135 env->cpuid_version &= ~0xf;
036e2222 1136 env->cpuid_version |= value & 0xf;
38c3dc46
AF		 1137}
1138
8e1898bf
AF		 1139static void x86_cpuid_get_level(Object *obj, Visitor *v, void *opaque,
1140 const char *name, Error **errp)
1141{
1142 X86CPU *cpu = X86_CPU(obj);
8e1898bf 1143
fa029887 1144 visit_type_uint32(v, &cpu->env.cpuid_level, name, errp);
8e1898bf
AF		 1145}
1146
1147static void x86_cpuid_set_level(Object *obj, Visitor *v, void *opaque,
1148 const char *name, Error **errp)
1149{
1150 X86CPU *cpu = X86_CPU(obj);
8e1898bf 1151
fa029887 1152 visit_type_uint32(v, &cpu->env.cpuid_level, name, errp);
8e1898bf
AF		 1153}
1154
16b93aa8
AF		 1155static void x86_cpuid_get_xlevel(Object *obj, Visitor *v, void *opaque,
1156 const char *name, Error **errp)
1157{
1158 X86CPU *cpu = X86_CPU(obj);
16b93aa8 1159
fa029887 1160 visit_type_uint32(v, &cpu->env.cpuid_xlevel, name, errp);
16b93aa8
AF		 1161}
1162
1163static void x86_cpuid_set_xlevel(Object *obj, Visitor *v, void *opaque,
1164 const char *name, Error **errp)
1165{
1166 X86CPU *cpu = X86_CPU(obj);
16b93aa8 1167
fa029887 1168 visit_type_uint32(v, &cpu->env.cpuid_xlevel, name, errp);
16b93aa8
AF		 1169}
1170
d480e1af
AF		 1171static char *x86_cpuid_get_vendor(Object *obj, Error **errp)
1172{
1173 X86CPU *cpu = X86_CPU(obj);
1174 CPUX86State *env = &cpu->env;
1175 char *value;
d480e1af 1176
9df694ee 1177 value = (char *)g_malloc(CPUID_VENDOR_SZ + 1);
99b88a17
IM		 1178 x86_cpu_vendor_words2str(value, env->cpuid_vendor1, env->cpuid_vendor2,
1179 env->cpuid_vendor3);
d480e1af
AF		 1180 return value;
1181}
1182
1183static void x86_cpuid_set_vendor(Object *obj, const char *value,
1184 Error **errp)
1185{
1186 X86CPU *cpu = X86_CPU(obj);
1187 CPUX86State *env = &cpu->env;
1188 int i;
1189
9df694ee 1190 if (strlen(value) != CPUID_VENDOR_SZ) {
d480e1af
AF		 1191 error_set(errp, QERR_PROPERTY_VALUE_BAD, "",
1192 "vendor", value);
1193 return;
1194 }
1195
1196 env->cpuid_vendor1 = 0;
1197 env->cpuid_vendor2 = 0;
1198 env->cpuid_vendor3 = 0;
1199 for (i = 0; i < 4; i++) {
1200 env->cpuid_vendor1 |= ((uint8_t)value[i ]) << (8 * i);
1201 env->cpuid_vendor2 |= ((uint8_t)value[i + 4]) << (8 * i);
1202 env->cpuid_vendor3 |= ((uint8_t)value[i + 8]) << (8 * i);
1203 }
d480e1af
AF		 1204}
1205
63e886eb
AF		 1206static char *x86_cpuid_get_model_id(Object *obj, Error **errp)
1207{
1208 X86CPU *cpu = X86_CPU(obj);
1209 CPUX86State *env = &cpu->env;
1210 char *value;
1211 int i;
1212
1213 value = g_malloc(48 + 1);
1214 for (i = 0; i < 48; i++) {
1215 value[i] = env->cpuid_model[i >> 2] >> (8 * (i & 3));
1216 }
1217 value[48] = '\0';
1218 return value;
1219}
1220
938d4c25
AF		 1221static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
1222 Error **errp)
dcce6675 1223{
938d4c25
AF		 1224 X86CPU *cpu = X86_CPU(obj);
1225 CPUX86State *env = &cpu->env;
dcce6675
AF		 1226 int c, len, i;
1227
1228 if (model_id == NULL) {
1229 model_id = "";
1230 }
1231 len = strlen(model_id);
d0a6acf4 1232 memset(env->cpuid_model, 0, 48);
dcce6675
AF		 1233 for (i = 0; i < 48; i++) {
1234 if (i >= len) {
1235 c = '\0';
1236 } else {
1237 c = (uint8_t)model_id[i];
1238 }
1239 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
1240 }
1241}
1242
89e48965
AF		 1243static void x86_cpuid_get_tsc_freq(Object *obj, Visitor *v, void *opaque,
1244 const char *name, Error **errp)
1245{
1246 X86CPU *cpu = X86_CPU(obj);
1247 int64_t value;
1248
1249 value = cpu->env.tsc_khz * 1000;
1250 visit_type_int(v, &value, name, errp);
1251}
1252
1253static void x86_cpuid_set_tsc_freq(Object *obj, Visitor *v, void *opaque,
1254 const char *name, Error **errp)
1255{
1256 X86CPU *cpu = X86_CPU(obj);
1257 const int64_t min = 0;
2e84849a 1258 const int64_t max = INT64_MAX;
89e48965
AF		 1259 int64_t value;
1260
1261 visit_type_int(v, &value, name, errp);
1262 if (error_is_set(errp)) {
1263 return;
1264 }
1265 if (value < min || value > max) {
1266 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1267 name ? name : "null", value, min, max);
1268 return;
1269 }
1270
1271 cpu->env.tsc_khz = value / 1000;
1272}
1273
8f961357 1274static int cpu_x86_find_by_name(x86_def_t *x86_cpu_def, const char *name)
c6dc6f63 1275{
c6dc6f63 1276 x86_def_t *def;
7fc9b714 1277 int i;
c6dc6f63 1278
4bfe910d
AF		 1279 if (name == NULL) {
1280 return -1;
9f3fb565 1281 }
4bfe910d 1282 if (kvm_enabled() && strcmp(name, "host") == 0) {
6e746f30 1283 kvm_cpu_fill_host(x86_cpu_def);
4bfe910d 1284 return 0;
c6dc6f63
AP		 1285 }
1286
7fc9b714
AF		 1287 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
1288 def = &builtin_x86_defs[i];
4bfe910d
AF		 1289 if (strcmp(name, def->name) == 0) {
1290 memcpy(x86_cpu_def, def, sizeof(*def));
11acfdd5
IM		 1291 /* sysenter isn't supported in compatibility mode on AMD,
1292 * syscall isn't supported in compatibility mode on Intel.
1293 * Normally we advertise the actual CPU vendor, but you can
1294 * override this using the 'vendor' property if you want to use
1295 * KVM's sysenter/syscall emulation in compatibility mode and
1296 * when doing cross vendor migration
1297 */
1298 if (kvm_enabled()) {
1299 uint32_t ebx = 0, ecx = 0, edx = 0;
1300 host_cpuid(0, 0, NULL, &ebx, &ecx, &edx);
1301 x86_cpu_vendor_words2str(x86_cpu_def->vendor, ebx, edx, ecx);
1302 }
4bfe910d
AF		 1303 return 0;
1304 }
1305 }
1306
1307 return -1;
8f961357
EH		 1308}
1309
1310/* Parse "+feature,-feature,feature=foo" CPU feature string
1311 */
a91987c2 1312static void cpu_x86_parse_featurestr(X86CPU *cpu, char *features, Error **errp)
8f961357 1313{
8f961357
EH		 1314 char *featurestr; /* Single 'key=value" string being parsed */
1315 /* Features to be added */
077c68c3 1316 FeatureWordArray plus_features = { 0 };
8f961357 1317 /* Features to be removed */
5ef57876 1318 FeatureWordArray minus_features = { 0 };
8f961357 1319 uint32_t numvalue;
a91987c2 1320 CPUX86State *env = &cpu->env;
8f961357 1321
8f961357 1322 featurestr = features ? strtok(features, ",") : NULL;
c6dc6f63
AP		 1323
1324 while (featurestr) {
1325 char *val;
1326 if (featurestr[0] == '+') {
5ef57876 1327 add_flagname_to_bitmaps(featurestr + 1, plus_features);
c6dc6f63 1328 } else if (featurestr[0] == '-') {
5ef57876 1329 add_flagname_to_bitmaps(featurestr + 1, minus_features);
c6dc6f63
AP		 1330 } else if ((val = strchr(featurestr, '='))) {
1331 *val = 0; val++;
1332 if (!strcmp(featurestr, "family")) {
a91987c2 1333 object_property_parse(OBJECT(cpu), val, featurestr, errp);
c6dc6f63 1334 } else if (!strcmp(featurestr, "model")) {
a91987c2 1335 object_property_parse(OBJECT(cpu), val, featurestr, errp);
c6dc6f63 1336 } else if (!strcmp(featurestr, "stepping")) {
a91987c2 1337 object_property_parse(OBJECT(cpu), val, featurestr, errp);
c6dc6f63 1338 } else if (!strcmp(featurestr, "level")) {
a91987c2 1339 object_property_parse(OBJECT(cpu), val, featurestr, errp);
c6dc6f63
AP		 1340 } else if (!strcmp(featurestr, "xlevel")) {
1341 char *err;
a91987c2
IM		 1342 char num[32];
1343
c6dc6f63
AP		 1344 numvalue = strtoul(val, &err, 0);
1345 if (!*val || *err) {
312fd5f2 1346 error_setg(errp, "bad numerical value %s", val);
a91987c2 1347 goto out;
c6dc6f63
AP		 1348 }
1349 if (numvalue < 0x80000000) {
8ba8a698
IM		 1350 fprintf(stderr, "xlevel value shall always be >= 0x80000000"
1351 ", fixup will be removed in future versions\n");
2f7a21c4 1352 numvalue += 0x80000000;
c6dc6f63 1353 }
a91987c2
IM		 1354 snprintf(num, sizeof(num), "%" PRIu32, numvalue);
1355 object_property_parse(OBJECT(cpu), num, featurestr, errp);
c6dc6f63 1356 } else if (!strcmp(featurestr, "vendor")) {
a91987c2 1357 object_property_parse(OBJECT(cpu), val, featurestr, errp);
c6dc6f63 1358 } else if (!strcmp(featurestr, "model_id")) {
a91987c2 1359 object_property_parse(OBJECT(cpu), val, "model-id", errp);
b862d1fe
JR		 1360 } else if (!strcmp(featurestr, "tsc_freq")) {
1361 int64_t tsc_freq;
1362 char *err;
a91987c2 1363 char num[32];
b862d1fe
JR		 1364
1365 tsc_freq = strtosz_suffix_unit(val, &err,
1366 STRTOSZ_DEFSUFFIX_B, 1000);
45009a30 1367 if (tsc_freq < 0 || *err) {
312fd5f2 1368 error_setg(errp, "bad numerical value %s", val);
a91987c2 1369 goto out;
b862d1fe 1370 }
a91987c2
IM		 1371 snprintf(num, sizeof(num), "%" PRId64, tsc_freq);
1372 object_property_parse(OBJECT(cpu), num, "tsc-frequency", errp);
28f52cc0
VR		 1373 } else if (!strcmp(featurestr, "hv_spinlocks")) {
1374 char *err;
1375 numvalue = strtoul(val, &err, 0);
1376 if (!*val || *err) {
312fd5f2 1377 error_setg(errp, "bad numerical value %s", val);
a91987c2 1378 goto out;
28f52cc0
VR		 1379 }
1380 hyperv_set_spinlock_retries(numvalue);
c6dc6f63 1381 } else {
312fd5f2 1382 error_setg(errp, "unrecognized feature %s", featurestr);
a91987c2 1383 goto out;
c6dc6f63
AP		 1384 }
1385 } else if (!strcmp(featurestr, "check")) {
1386 check_cpuid = 1;
1387 } else if (!strcmp(featurestr, "enforce")) {
1388 check_cpuid = enforce_cpuid = 1;
28f52cc0
VR		 1389 } else if (!strcmp(featurestr, "hv_relaxed")) {
1390 hyperv_enable_relaxed_timing(true);
1391 } else if (!strcmp(featurestr, "hv_vapic")) {
1392 hyperv_enable_vapic_recommended(true);
c6dc6f63 1393 } else {
a91987c2 1394 error_setg(errp, "feature string `%s' not in format (+feature|"
312fd5f2 1395 "-feature|feature=xyz)", featurestr);
a91987c2
IM		 1396 goto out;
1397 }
1398 if (error_is_set(errp)) {
1399 goto out;
c6dc6f63
AP		 1400 }
1401 featurestr = strtok(NULL, ",");
1402 }
a91987c2
IM		 1403 env->cpuid_features |= plus_features[FEAT_1_EDX];
1404 env->cpuid_ext_features |= plus_features[FEAT_1_ECX];
1405 env->cpuid_ext2_features |= plus_features[FEAT_8000_0001_EDX];
1406 env->cpuid_ext3_features |= plus_features[FEAT_8000_0001_ECX];
1407 env->cpuid_ext4_features |= plus_features[FEAT_C000_0001_EDX];
1408 env->cpuid_kvm_features |= plus_features[FEAT_KVM];
1409 env->cpuid_svm_features |= plus_features[FEAT_SVM];
1410 env->cpuid_7_0_ebx_features |= plus_features[FEAT_7_0_EBX];
1411 env->cpuid_features &= ~minus_features[FEAT_1_EDX];
1412 env->cpuid_ext_features &= ~minus_features[FEAT_1_ECX];
1413 env->cpuid_ext2_features &= ~minus_features[FEAT_8000_0001_EDX];
1414 env->cpuid_ext3_features &= ~minus_features[FEAT_8000_0001_ECX];
1415 env->cpuid_ext4_features &= ~minus_features[FEAT_C000_0001_EDX];
1416 env->cpuid_kvm_features &= ~minus_features[FEAT_KVM];
1417 env->cpuid_svm_features &= ~minus_features[FEAT_SVM];
1418 env->cpuid_7_0_ebx_features &= ~minus_features[FEAT_7_0_EBX];
c6dc6f63 1419
a91987c2
IM		 1420out:
1421 return;
c6dc6f63
AP		 1422}
1423
1424/* generate a composite string into buf of all cpuid names in featureset
1425 * selected by fbits. indicate truncation at bufsize in the event of overflow.
1426 * if flags, suppress names undefined in featureset.
1427 */
1428static void listflags(char *buf, int bufsize, uint32_t fbits,
1429 const char **featureset, uint32_t flags)
1430{
1431 const char **p = &featureset[31];
1432 char *q, *b, bit;
1433 int nc;
1434
1435 b = 4 <= bufsize ? buf + (bufsize -= 3) - 1 : NULL;
1436 *buf = '\0';
1437 for (q = buf, bit = 31; fbits && bufsize; --p, fbits &= ~(1 << bit), --bit)
1438 if (fbits & 1 << bit && (*p || !flags)) {
1439 if (*p)
1440 nc = snprintf(q, bufsize, "%s%s", q == buf ? "" : " ", *p);
1441 else
1442 nc = snprintf(q, bufsize, "%s[%d]", q == buf ? "" : " ", bit);
1443 if (bufsize <= nc) {
1444 if (b) {
1445 memcpy(b, "...", sizeof("..."));
1446 }
1447 return;
1448 }
1449 q += nc;
1450 bufsize -= nc;
1451 }
1452}
1453
e916cbf8
PM		 1454/* generate CPU information. */
1455void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf)
c6dc6f63 1456{
c6dc6f63
AP		 1457 x86_def_t *def;
1458 char buf[256];
7fc9b714 1459 int i;
c6dc6f63 1460
7fc9b714
AF		 1461 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
1462 def = &builtin_x86_defs[i];
c04321b3 1463 snprintf(buf, sizeof(buf), "%s", def->name);
6cdf8854 1464 (*cpu_fprintf)(f, "x86 %16s %-48s\n", buf, def->model_id);
c6dc6f63 1465 }
21ad7789
JK		 1466#ifdef CONFIG_KVM
1467 (*cpu_fprintf)(f, "x86 %16s %-48s\n", "host",
1468 "KVM processor with all supported host features "
1469 "(only available in KVM mode)");
1470#endif
1471
6cdf8854 1472 (*cpu_fprintf)(f, "\nRecognized CPUID flags:\n");
3af60be2
JK		 1473 for (i = 0; i < ARRAY_SIZE(feature_word_info); i++) {
1474 FeatureWordInfo *fw = &feature_word_info[i];
1475
1476 listflags(buf, sizeof(buf), (uint32_t)~0, fw->feat_names, 1);
1477 (*cpu_fprintf)(f, " %s\n", buf);
1478 }
c6dc6f63
AP		 1479}
1480
76b64a7a 1481CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
e3966126
AL		 1482{
1483 CpuDefinitionInfoList *cpu_list = NULL;
1484 x86_def_t *def;
7fc9b714 1485 int i;
e3966126 1486
7fc9b714 1487 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
e3966126
AL		 1488 CpuDefinitionInfoList *entry;
1489 CpuDefinitionInfo *info;
1490
7fc9b714 1491 def = &builtin_x86_defs[i];
e3966126
AL		 1492 info = g_malloc0(sizeof(*info));
1493 info->name = g_strdup(def->name);
1494
1495 entry = g_malloc0(sizeof(*entry));
1496 entry->value = info;
1497 entry->next = cpu_list;
1498 cpu_list = entry;
1499 }
1500
1501 return cpu_list;
1502}
1503
bc74b7db
EH		 1504#ifdef CONFIG_KVM
1505static void filter_features_for_kvm(X86CPU *cpu)
1506{
1507 CPUX86State *env = &cpu->env;
1508 KVMState *s = kvm_state;
1509
b8091f24
EH		 1510 env->cpuid_features &=
1511 kvm_arch_get_supported_cpuid(s, 1, 0, R_EDX);
1512 env->cpuid_ext_features &=
1513 kvm_arch_get_supported_cpuid(s, 1, 0, R_ECX);
1514 env->cpuid_ext2_features &=
1515 kvm_arch_get_supported_cpuid(s, 0x80000001, 0, R_EDX);
1516 env->cpuid_ext3_features &=
1517 kvm_arch_get_supported_cpuid(s, 0x80000001, 0, R_ECX);
1518 env->cpuid_svm_features &=
1519 kvm_arch_get_supported_cpuid(s, 0x8000000A, 0, R_EDX);
ffa8c11f
EH		 1520 env->cpuid_7_0_ebx_features &=
1521 kvm_arch_get_supported_cpuid(s, 7, 0, R_EBX);
bc74b7db 1522 env->cpuid_kvm_features &=
b8091f24
EH		 1523 kvm_arch_get_supported_cpuid(s, KVM_CPUID_FEATURES, 0, R_EAX);
1524 env->cpuid_ext4_features &=
1525 kvm_arch_get_supported_cpuid(s, 0xC0000001, 0, R_EDX);
bc74b7db
EH		 1526
1527}
1528#endif
1529
2d64255b 1530static void cpu_x86_register(X86CPU *cpu, const char *name, Error **errp)
c6dc6f63 1531{
61dcd775 1532 CPUX86State *env = &cpu->env;
c6dc6f63
AP		 1533 x86_def_t def1, *def = &def1;
1534
db0ad1ba
JR		 1535 memset(def, 0, sizeof(*def));
1536
8f961357 1537 if (cpu_x86_find_by_name(def, name) < 0) {
2d64255b
AF		 1538 error_setg(errp, "Unable to find CPU definition: %s", name);
1539 return;
8f961357
EH		 1540 }
1541
aa87d458
EH		 1542 if (kvm_enabled()) {
1543 def->kvm_features |= kvm_default_features;
1544 }
077c68c3
IM		 1545 def->ext_features |= CPUID_EXT_HYPERVISOR;
1546
2d64255b
AF		 1547 object_property_set_str(OBJECT(cpu), def->vendor, "vendor", errp);
1548 object_property_set_int(OBJECT(cpu), def->level, "level", errp);
1549 object_property_set_int(OBJECT(cpu), def->family, "family", errp);
1550 object_property_set_int(OBJECT(cpu), def->model, "model", errp);
1551 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", errp);
c6dc6f63 1552 env->cpuid_features = def->features;
c6dc6f63
AP		 1553 env->cpuid_ext_features = def->ext_features;
1554 env->cpuid_ext2_features = def->ext2_features;
4d067ed7 1555 env->cpuid_ext3_features = def->ext3_features;
2d64255b 1556 object_property_set_int(OBJECT(cpu), def->xlevel, "xlevel", errp);
c6dc6f63 1557 env->cpuid_kvm_features = def->kvm_features;
296acb64 1558 env->cpuid_svm_features = def->svm_features;
b3baa152 1559 env->cpuid_ext4_features = def->ext4_features;
a9321a4d 1560 env->cpuid_7_0_ebx_features = def->cpuid_7_0_ebx_features;
b3baa152 1561 env->cpuid_xlevel2 = def->xlevel2;
3b671a40 1562
2d64255b 1563 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", errp);
c6dc6f63
AP		 1564}
1565
7f833247 1566X86CPU *cpu_x86_create(const char *cpu_model, Error **errp)
5c3c6a68 1567{
2d64255b 1568 X86CPU *cpu = NULL;
5c3c6a68 1569 CPUX86State *env;
2d64255b
AF		 1570 gchar **model_pieces;
1571 char *name, *features;
5c3c6a68
AF		 1572 Error *error = NULL;
1573
2d64255b
AF		 1574 model_pieces = g_strsplit(cpu_model, ",", 2);
1575 if (!model_pieces[0]) {
1576 error_setg(&error, "Invalid/empty CPU model name");
1577 goto out;
1578 }
1579 name = model_pieces[0];
1580 features = model_pieces[1];
1581
5c3c6a68
AF		 1582 cpu = X86_CPU(object_new(TYPE_X86_CPU));
1583 env = &cpu->env;
1584 env->cpu_model_str = cpu_model;
1585
2d64255b
AF		 1586 cpu_x86_register(cpu, name, &error);
1587 if (error) {
1588 goto out;
1589 }
1590
1591 cpu_x86_parse_featurestr(cpu, features, &error);
1592 if (error) {
1593 goto out;
5c3c6a68
AF		 1594 }
1595
7f833247
IM		 1596out:
1597 error_propagate(errp, error);
1598 g_strfreev(model_pieces);
1599 return cpu;
1600}
1601
1602X86CPU *cpu_x86_init(const char *cpu_model)
1603{
1604 Error *error = NULL;
1605 X86CPU *cpu;
1606
1607 cpu = cpu_x86_create(cpu_model, &error);
5c3c6a68 1608 if (error) {
2d64255b
AF		 1609 goto out;
1610 }
1611
7f833247
IM		 1612 object_property_set_bool(OBJECT(cpu), true, "realized", &error);
1613
2d64255b 1614out:
2d64255b
AF		 1615 if (error) {
1616 fprintf(stderr, "%s\n", error_get_pretty(error));
5c3c6a68 1617 error_free(error);
2d64255b
AF		 1618 if (cpu != NULL) {
1619 object_unref(OBJECT(cpu));
1620 cpu = NULL;
1621 }
5c3c6a68
AF		 1622 }
1623 return cpu;
1624}
1625
c6dc6f63 1626#if !defined(CONFIG_USER_ONLY)
c6dc6f63 1627
0e26b7b8
BS		 1628void cpu_clear_apic_feature(CPUX86State *env)
1629{
1630 env->cpuid_features &= ~CPUID_APIC;
1631}
1632
c6dc6f63
AP		 1633#endif /* !CONFIG_USER_ONLY */
1634
c04321b3 1635/* Initialize list of CPU models, filling some non-static fields if necessary
c6dc6f63
AP		 1636 */
1637void x86_cpudef_setup(void)
1638{
93bfef4c
CV		 1639 int i, j;
1640 static const char *model_with_versions[] = { "qemu32", "qemu64", "athlon" };
c6dc6f63
AP		 1641
1642 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); ++i) {
bc3e1291 1643 x86_def_t *def = &builtin_x86_defs[i];
93bfef4c
CV		 1644
1645 /* Look for specific "cpudef" models that */
09faecf2 1646 /* have the QEMU version in .model_id */
93bfef4c 1647 for (j = 0; j < ARRAY_SIZE(model_with_versions); j++) {
bc3e1291
EH		 1648 if (strcmp(model_with_versions[j], def->name) == 0) {
1649 pstrcpy(def->model_id, sizeof(def->model_id),
1650 "QEMU Virtual CPU version ");
1651 pstrcat(def->model_id, sizeof(def->model_id),
1652 qemu_get_version());
93bfef4c
CV		 1653 break;
1654 }
1655 }
c6dc6f63 1656 }
c6dc6f63
AP		 1657}
1658
c6dc6f63
AP		 1659static void get_cpuid_vendor(CPUX86State *env, uint32_t *ebx,
1660 uint32_t *ecx, uint32_t *edx)
1661{
1662 *ebx = env->cpuid_vendor1;
1663 *edx = env->cpuid_vendor2;
1664 *ecx = env->cpuid_vendor3;
c6dc6f63
AP		 1665}
1666
1667void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
1668 uint32_t *eax, uint32_t *ebx,
1669 uint32_t *ecx, uint32_t *edx)
1670{
a60f24b5
AF		 1671 X86CPU *cpu = x86_env_get_cpu(env);
1672 CPUState *cs = CPU(cpu);
1673
c6dc6f63
AP		 1674 /* test if maximum index reached */
1675 if (index & 0x80000000) {
b3baa152
BW		 1676 if (index > env->cpuid_xlevel) {
1677 if (env->cpuid_xlevel2 > 0) {
1678 /* Handle the Centaur's CPUID instruction. */
1679 if (index > env->cpuid_xlevel2) {
1680 index = env->cpuid_xlevel2;
1681 } else if (index < 0xC0000000) {
1682 index = env->cpuid_xlevel;
1683 }
1684 } else {
57f26ae7
EH		 1685 /* Intel documentation states that invalid EAX input will
1686 * return the same information as EAX=cpuid_level
1687 * (Intel SDM Vol. 2A - Instruction Set Reference - CPUID)
1688 */
1689 index = env->cpuid_level;
b3baa152
BW		 1690 }
1691 }
c6dc6f63
AP		 1692 } else {
1693 if (index > env->cpuid_level)
1694 index = env->cpuid_level;
1695 }
1696
1697 switch(index) {
1698 case 0:
1699 *eax = env->cpuid_level;
1700 get_cpuid_vendor(env, ebx, ecx, edx);
1701 break;
1702 case 1:
1703 *eax = env->cpuid_version;
1704 *ebx = (env->cpuid_apic_id << 24) | 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
1705 *ecx = env->cpuid_ext_features;
1706 *edx = env->cpuid_features;
ce3960eb
AF		 1707 if (cs->nr_cores * cs->nr_threads > 1) {
1708 *ebx |= (cs->nr_cores * cs->nr_threads) << 16;
c6dc6f63
AP		 1709 *edx |= 1 << 28; /* HTT bit */
1710 }
1711 break;
1712 case 2:
1713 /* cache info: needed for Pentium Pro compatibility */
1714 *eax = 1;
1715 *ebx = 0;
1716 *ecx = 0;
1717 *edx = 0x2c307d;
1718 break;
1719 case 4:
1720 /* cache info: needed for Core compatibility */
ce3960eb
AF		 1721 if (cs->nr_cores > 1) {
1722 *eax = (cs->nr_cores - 1) << 26;
c6dc6f63 1723 } else {
2f7a21c4 1724 *eax = 0;
c6dc6f63
AP		 1725 }
1726 switch (count) {
1727 case 0: /* L1 dcache info */
1728 *eax |= 0x0000121;
1729 *ebx = 0x1c0003f;
1730 *ecx = 0x000003f;
1731 *edx = 0x0000001;
1732 break;
1733 case 1: /* L1 icache info */
1734 *eax |= 0x0000122;
1735 *ebx = 0x1c0003f;
1736 *ecx = 0x000003f;
1737 *edx = 0x0000001;
1738 break;
1739 case 2: /* L2 cache info */
1740 *eax |= 0x0000143;
ce3960eb
AF		 1741 if (cs->nr_threads > 1) {
1742 *eax |= (cs->nr_threads - 1) << 14;
c6dc6f63
AP		 1743 }
1744 *ebx = 0x3c0003f;
1745 *ecx = 0x0000fff;
1746 *edx = 0x0000001;
1747 break;
1748 default: /* end of info */
1749 *eax = 0;
1750 *ebx = 0;
1751 *ecx = 0;
1752 *edx = 0;
1753 break;
1754 }
1755 break;
1756 case 5:
1757 /* mwait info: needed for Core compatibility */
1758 *eax = 0; /* Smallest monitor-line size in bytes */
1759 *ebx = 0; /* Largest monitor-line size in bytes */
1760 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
1761 *edx = 0;
1762 break;
1763 case 6:
1764 /* Thermal and Power Leaf */
1765 *eax = 0;
1766 *ebx = 0;
1767 *ecx = 0;
1768 *edx = 0;
1769 break;
f7911686 1770 case 7:
13526728
EH		 1771 /* Structured Extended Feature Flags Enumeration Leaf */
1772 if (count == 0) {
1773 *eax = 0; /* Maximum ECX value for sub-leaves */
a9321a4d 1774 *ebx = env->cpuid_7_0_ebx_features; /* Feature flags */
13526728
EH		 1775 *ecx = 0; /* Reserved */
1776 *edx = 0; /* Reserved */
f7911686
YW		 1777 } else {
1778 *eax = 0;
1779 *ebx = 0;
1780 *ecx = 0;
1781 *edx = 0;
1782 }
1783 break;
c6dc6f63
AP		 1784 case 9:
1785 /* Direct Cache Access Information Leaf */
1786 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
1787 *ebx = 0;
1788 *ecx = 0;
1789 *edx = 0;
1790 break;
1791 case 0xA:
1792 /* Architectural Performance Monitoring Leaf */
a0fa8208 1793 if (kvm_enabled()) {
a60f24b5 1794 KVMState *s = cs->kvm_state;
a0fa8208
GN		 1795
1796 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
1797 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
1798 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
1799 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
1800 } else {
1801 *eax = 0;
1802 *ebx = 0;
1803 *ecx = 0;
1804 *edx = 0;
1805 }
c6dc6f63 1806 break;
51e49430
SY		 1807 case 0xD:
1808 /* Processor Extended State */
1809 if (!(env->cpuid_ext_features & CPUID_EXT_XSAVE)) {
1810 *eax = 0;
1811 *ebx = 0;
1812 *ecx = 0;
1813 *edx = 0;
1814 break;
1815 }
1816 if (kvm_enabled()) {
a60f24b5 1817 KVMState *s = cs->kvm_state;
ba9bc59e
JK		 1818
1819 *eax = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EAX);
1820 *ebx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EBX);
1821 *ecx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_ECX);
1822 *edx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EDX);
51e49430
SY		 1823 } else {
1824 *eax = 0;
1825 *ebx = 0;
1826 *ecx = 0;
1827 *edx = 0;
1828 }
1829 break;
c6dc6f63
AP		 1830 case 0x80000000:
1831 *eax = env->cpuid_xlevel;
1832 *ebx = env->cpuid_vendor1;
1833 *edx = env->cpuid_vendor2;
1834 *ecx = env->cpuid_vendor3;
1835 break;
1836 case 0x80000001:
1837 *eax = env->cpuid_version;
1838 *ebx = 0;
1839 *ecx = env->cpuid_ext3_features;
1840 *edx = env->cpuid_ext2_features;
1841
1842 /* The Linux kernel checks for the CMPLegacy bit and
1843 * discards multiple thread information if it is set.
1844 * So dont set it here for Intel to make Linux guests happy.
1845 */
ce3960eb 1846 if (cs->nr_cores * cs->nr_threads > 1) {
c6dc6f63
AP		 1847 uint32_t tebx, tecx, tedx;
1848 get_cpuid_vendor(env, &tebx, &tecx, &tedx);
1849 if (tebx != CPUID_VENDOR_INTEL_1 ||
1850 tedx != CPUID_VENDOR_INTEL_2 ||
1851 tecx != CPUID_VENDOR_INTEL_3) {
1852 *ecx |= 1 << 1; /* CmpLegacy bit */
1853 }
1854 }
c6dc6f63
AP		 1855 break;
1856 case 0x80000002:
1857 case 0x80000003:
1858 case 0x80000004:
1859 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
1860 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
1861 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
1862 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
1863 break;
1864 case 0x80000005:
1865 /* cache info (L1 cache) */
1866 *eax = 0x01ff01ff;
1867 *ebx = 0x01ff01ff;
1868 *ecx = 0x40020140;
1869 *edx = 0x40020140;
1870 break;
1871 case 0x80000006:
1872 /* cache info (L2 cache) */
1873 *eax = 0;
1874 *ebx = 0x42004200;
1875 *ecx = 0x02008140;
1876 *edx = 0;
1877 break;
1878 case 0x80000008:
1879 /* virtual & phys address size in low 2 bytes. */
1880/* XXX: This value must match the one used in the MMU code. */
1881 if (env->cpuid_ext2_features & CPUID_EXT2_LM) {
1882 /* 64 bit processor */
1883/* XXX: The physical address space is limited to 42 bits in exec.c. */
dd13e088 1884 *eax = 0x00003028; /* 48 bits virtual, 40 bits physical */
c6dc6f63 1885 } else {
dd13e088 1886 if (env->cpuid_features & CPUID_PSE36) {
c6dc6f63 1887 *eax = 0x00000024; /* 36 bits physical */
dd13e088 1888 } else {
c6dc6f63 1889 *eax = 0x00000020; /* 32 bits physical */
dd13e088 1890 }
c6dc6f63
AP		 1891 }
1892 *ebx = 0;
1893 *ecx = 0;
1894 *edx = 0;
ce3960eb
AF		 1895 if (cs->nr_cores * cs->nr_threads > 1) {
1896 *ecx |= (cs->nr_cores * cs->nr_threads) - 1;
c6dc6f63
AP		 1897 }
1898 break;
1899 case 0x8000000A:
9f3fb565
EH		 1900 if (env->cpuid_ext3_features & CPUID_EXT3_SVM) {
1901 *eax = 0x00000001; /* SVM Revision */
1902 *ebx = 0x00000010; /* nr of ASIDs */
1903 *ecx = 0;
1904 *edx = env->cpuid_svm_features; /* optional features */
1905 } else {
1906 *eax = 0;
1907 *ebx = 0;
1908 *ecx = 0;
1909 *edx = 0;
1910 }
c6dc6f63 1911 break;
b3baa152
BW		 1912 case 0xC0000000:
1913 *eax = env->cpuid_xlevel2;
1914 *ebx = 0;
1915 *ecx = 0;
1916 *edx = 0;
1917 break;
1918 case 0xC0000001:
1919 /* Support for VIA CPU's CPUID instruction */
1920 *eax = env->cpuid_version;
1921 *ebx = 0;
1922 *ecx = 0;
1923 *edx = env->cpuid_ext4_features;
1924 break;
1925 case 0xC0000002:
1926 case 0xC0000003:
1927 case 0xC0000004:
1928 /* Reserved for the future, and now filled with zero */
1929 *eax = 0;
1930 *ebx = 0;
1931 *ecx = 0;
1932 *edx = 0;
1933 break;
c6dc6f63
AP		 1934 default:
1935 /* reserved values: zero */
1936 *eax = 0;
1937 *ebx = 0;
1938 *ecx = 0;
1939 *edx = 0;
1940 break;
1941 }
1942}
5fd2087a
AF		 1943
1944/* CPUClass::reset() */
1945static void x86_cpu_reset(CPUState *s)
1946{
1947 X86CPU *cpu = X86_CPU(s);
1948 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
1949 CPUX86State *env = &cpu->env;
c1958aea
AF		 1950 int i;
1951
1952 if (qemu_loglevel_mask(CPU_LOG_RESET)) {
55e5c285 1953 qemu_log("CPU Reset (CPU %d)\n", s->cpu_index);
6fd2a026 1954 log_cpu_state(env, CPU_DUMP_FPU | CPU_DUMP_CCOP);
c1958aea 1955 }
5fd2087a
AF		 1956
1957 xcc->parent_reset(s);
1958
c1958aea
AF		 1959
1960 memset(env, 0, offsetof(CPUX86State, breakpoints));
1961
1962 tlb_flush(env, 1);
1963
1964 env->old_exception = -1;
1965
1966 /* init to reset state */
1967
1968#ifdef CONFIG_SOFTMMU
1969 env->hflags |= HF_SOFTMMU_MASK;
1970#endif
1971 env->hflags2 |= HF2_GIF_MASK;
1972
1973 cpu_x86_update_cr0(env, 0x60000010);
1974 env->a20_mask = ~0x0;
1975 env->smbase = 0x30000;
1976
1977 env->idt.limit = 0xffff;
1978 env->gdt.limit = 0xffff;
1979 env->ldt.limit = 0xffff;
1980 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
1981 env->tr.limit = 0xffff;
1982 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
1983
1984 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
1985 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
1986 DESC_R_MASK | DESC_A_MASK);
1987 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
1988 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1989 DESC_A_MASK);
1990 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
1991 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1992 DESC_A_MASK);
1993 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
1994 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1995 DESC_A_MASK);
1996 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
1997 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1998 DESC_A_MASK);
1999 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
2000 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2001 DESC_A_MASK);
2002
2003 env->eip = 0xfff0;
2004 env->regs[R_EDX] = env->cpuid_version;
2005
2006 env->eflags = 0x2;
2007
2008 /* FPU init */
2009 for (i = 0; i < 8; i++) {
2010 env->fptags[i] = 1;
2011 }
2012 env->fpuc = 0x37f;
2013
2014 env->mxcsr = 0x1f80;
2015
2016 env->pat = 0x0007040600070406ULL;
2017 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
2018
2019 memset(env->dr, 0, sizeof(env->dr));
2020 env->dr[6] = DR6_FIXED_1;
2021 env->dr[7] = DR7_FIXED_1;
2022 cpu_breakpoint_remove_all(env, BP_CPU);
2023 cpu_watchpoint_remove_all(env, BP_CPU);
dd673288
IM		 2024
2025#if !defined(CONFIG_USER_ONLY)
2026 /* We hard-wire the BSP to the first CPU. */
55e5c285 2027 if (s->cpu_index == 0) {
dd673288
IM		 2028 apic_designate_bsp(env->apic_state);
2029 }
2030
259186a7 2031 s->halted = !cpu_is_bsp(cpu);
dd673288 2032#endif
5fd2087a
AF		 2033}
2034
dd673288
IM		 2035#ifndef CONFIG_USER_ONLY
2036bool cpu_is_bsp(X86CPU *cpu)
2037{
2038 return cpu_get_apic_base(cpu->env.apic_state) & MSR_IA32_APICBASE_BSP;
2039}
65dee380
IM		 2040
2041/* TODO: remove me, when reset over QOM tree is implemented */
2042static void x86_cpu_machine_reset_cb(void *opaque)
2043{
2044 X86CPU *cpu = opaque;
2045 cpu_reset(CPU(cpu));
2046}
dd673288
IM		 2047#endif
2048
de024815
AF		 2049static void mce_init(X86CPU *cpu)
2050{
2051 CPUX86State *cenv = &cpu->env;
2052 unsigned int bank;
2053
2054 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
2055 && (cenv->cpuid_features & (CPUID_MCE | CPUID_MCA)) ==
2056 (CPUID_MCE | CPUID_MCA)) {
2057 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF;
2058 cenv->mcg_ctl = ~(uint64_t)0;
2059 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
2060 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
2061 }
2062 }
2063}
2064
bdeec802 2065#ifndef CONFIG_USER_ONLY
d3c64d6a 2066static void x86_cpu_apic_create(X86CPU *cpu, Error **errp)
bdeec802 2067{
bdeec802 2068 CPUX86State *env = &cpu->env;
449994eb 2069 APICCommonState *apic;
bdeec802
IM		 2070 const char *apic_type = "apic";
2071
2072 if (kvm_irqchip_in_kernel()) {
2073 apic_type = "kvm-apic";
2074 } else if (xen_enabled()) {
2075 apic_type = "xen-apic";
2076 }
2077
2078 env->apic_state = qdev_try_create(NULL, apic_type);
2079 if (env->apic_state == NULL) {
2080 error_setg(errp, "APIC device '%s' could not be created", apic_type);
2081 return;
2082 }
2083
2084 object_property_add_child(OBJECT(cpu), "apic",
2085 OBJECT(env->apic_state), NULL);
2086 qdev_prop_set_uint8(env->apic_state, "id", env->cpuid_apic_id);
2087 /* TODO: convert to link<> */
449994eb 2088 apic = APIC_COMMON(env->apic_state);
60671e58 2089 apic->cpu = cpu;
d3c64d6a
IM		 2090}
2091
2092static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2093{
2094 CPUX86State *env = &cpu->env;
2095 static int apic_mapped;
2096
2097 if (env->apic_state == NULL) {
2098 return;
2099 }
bdeec802
IM		 2100
2101 if (qdev_init(env->apic_state)) {
2102 error_setg(errp, "APIC device '%s' could not be initialized",
2103 object_get_typename(OBJECT(env->apic_state)));
2104 return;
2105 }
2106
2107 /* XXX: mapping more APICs at the same memory location */
2108 if (apic_mapped == 0) {
2109 /* NOTE: the APIC is directly connected to the CPU - it is not
2110 on the global memory bus. */
2111 /* XXX: what if the base changes? */
7feb640c 2112 sysbus_mmio_map_overlap(SYS_BUS_DEVICE(env->apic_state), 0,
dab86234 2113 APIC_DEFAULT_ADDRESS, 0x1000);
bdeec802
IM		 2114 apic_mapped = 1;
2115 }
2116}
d3c64d6a
IM		 2117#else
2118static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2119{
2120}
bdeec802
IM		 2121#endif
2122
2b6f294c 2123static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
7a059953 2124{
2b6f294c
AF		 2125 X86CPU *cpu = X86_CPU(dev);
2126 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
b34d12d1 2127 CPUX86State *env = &cpu->env;
2b6f294c 2128 Error *local_err = NULL;
b34d12d1
IM		 2129
2130 if (env->cpuid_7_0_ebx_features && env->cpuid_level < 7) {
2131 env->cpuid_level = 7;
2132 }
7a059953 2133
9b15cd9e
IM		 2134 /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
2135 * CPUID[1].EDX.
2136 */
2137 if (env->cpuid_vendor1 == CPUID_VENDOR_AMD_1 &&
2138 env->cpuid_vendor2 == CPUID_VENDOR_AMD_2 &&
2139 env->cpuid_vendor3 == CPUID_VENDOR_AMD_3) {
2140 env->cpuid_ext2_features &= ~CPUID_EXT2_AMD_ALIASES;
2141 env->cpuid_ext2_features |= (env->cpuid_features
2142 & CPUID_EXT2_AMD_ALIASES);
2143 }
2144
4586f157
IM		 2145 if (!kvm_enabled()) {
2146 env->cpuid_features &= TCG_FEATURES;
2147 env->cpuid_ext_features &= TCG_EXT_FEATURES;
2148 env->cpuid_ext2_features &= (TCG_EXT2_FEATURES
2149#ifdef TARGET_X86_64
2150 | CPUID_EXT2_SYSCALL | CPUID_EXT2_LM
2151#endif
2152 );
2153 env->cpuid_ext3_features &= TCG_EXT3_FEATURES;
2154 env->cpuid_svm_features &= TCG_SVM_FEATURES;
2155 } else {
5ec01c2e
IM		 2156 if (check_cpuid && kvm_check_features_against_host(cpu)
2157 && enforce_cpuid) {
4dc1f449
IM		 2158 error_setg(&local_err,
2159 "Host's CPU doesn't support requested features");
2160 goto out;
5ec01c2e 2161 }
a509d632
EH		 2162#ifdef CONFIG_KVM
2163 filter_features_for_kvm(cpu);
2164#endif
4586f157
IM		 2165 }
2166
65dee380
IM		 2167#ifndef CONFIG_USER_ONLY
2168 qemu_register_reset(x86_cpu_machine_reset_cb, cpu);
bdeec802
IM		 2169
2170 if (cpu->env.cpuid_features & CPUID_APIC || smp_cpus > 1) {
d3c64d6a 2171 x86_cpu_apic_create(cpu, &local_err);
2b6f294c 2172 if (local_err != NULL) {
4dc1f449 2173 goto out;
bdeec802
IM		 2174 }
2175 }
65dee380
IM		 2176#endif
2177
7a059953
AF		 2178 mce_init(cpu);
2179 qemu_init_vcpu(&cpu->env);
d3c64d6a
IM		 2180
2181 x86_cpu_apic_realize(cpu, &local_err);
2182 if (local_err != NULL) {
2183 goto out;
2184 }
65dee380 2185 cpu_reset(CPU(cpu));
2b6f294c 2186
4dc1f449
IM		 2187 xcc->parent_realize(dev, &local_err);
2188out:
2189 if (local_err != NULL) {
2190 error_propagate(errp, local_err);
2191 return;
2192 }
7a059953
AF		 2193}
2194
8932cfdf
EH		 2195/* Enables contiguous-apic-ID mode, for compatibility */
2196static bool compat_apic_id_mode;
2197
2198void enable_compat_apic_id_mode(void)
2199{
2200 compat_apic_id_mode = true;
2201}
2202
cb41bad3
EH		 2203/* Calculates initial APIC ID for a specific CPU index
2204 *
2205 * Currently we need to be able to calculate the APIC ID from the CPU index
2206 * alone (without requiring a CPU object), as the QEMU<->Seabios interfaces have
2207 * no concept of "CPU index", and the NUMA tables on fw_cfg need the APIC ID of
2208 * all CPUs up to max_cpus.
2209 */
2210uint32_t x86_cpu_apic_id_from_index(unsigned int cpu_index)
2211{
8932cfdf
EH		 2212 uint32_t correct_id;
2213 static bool warned;
2214
2215 correct_id = x86_apicid_from_cpu_idx(smp_cores, smp_threads, cpu_index);
2216 if (compat_apic_id_mode) {
2217 if (cpu_index != correct_id && !warned) {
2218 error_report("APIC IDs set in compatibility mode, "
2219 "CPU topology won't match the configuration");
2220 warned = true;
2221 }
2222 return cpu_index;
2223 } else {
2224 return correct_id;
2225 }
cb41bad3
EH		 2226}
2227
de024815
AF		 2228static void x86_cpu_initfn(Object *obj)
2229{
55e5c285 2230 CPUState *cs = CPU(obj);
de024815
AF		 2231 X86CPU *cpu = X86_CPU(obj);
2232 CPUX86State *env = &cpu->env;
d65e9815 2233 static int inited;
de024815 2234
c05efcb1 2235 cs->env_ptr = env;
de024815 2236 cpu_exec_init(env);
71ad61d3
AF		 2237
2238 object_property_add(obj, "family", "int",
95b8519d 2239 x86_cpuid_version_get_family,
71ad61d3 2240 x86_cpuid_version_set_family, NULL, NULL, NULL);
c5291a4f 2241 object_property_add(obj, "model", "int",
67e30c83 2242 x86_cpuid_version_get_model,
c5291a4f 2243 x86_cpuid_version_set_model, NULL, NULL, NULL);
036e2222 2244 object_property_add(obj, "stepping", "int",
35112e41 2245 x86_cpuid_version_get_stepping,
036e2222 2246 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
8e1898bf
AF		 2247 object_property_add(obj, "level", "int",
2248 x86_cpuid_get_level,
2249 x86_cpuid_set_level, NULL, NULL, NULL);
16b93aa8
AF		 2250 object_property_add(obj, "xlevel", "int",
2251 x86_cpuid_get_xlevel,
2252 x86_cpuid_set_xlevel, NULL, NULL, NULL);
d480e1af
AF		 2253 object_property_add_str(obj, "vendor",
2254 x86_cpuid_get_vendor,
2255 x86_cpuid_set_vendor, NULL);
938d4c25 2256 object_property_add_str(obj, "model-id",
63e886eb 2257 x86_cpuid_get_model_id,
938d4c25 2258 x86_cpuid_set_model_id, NULL);
89e48965
AF		 2259 object_property_add(obj, "tsc-frequency", "int",
2260 x86_cpuid_get_tsc_freq,
2261 x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
71ad61d3 2262
cb41bad3 2263 env->cpuid_apic_id = x86_cpu_apic_id_from_index(cs->cpu_index);
d65e9815
IM		 2264
2265 /* init various static tables used in TCG mode */
2266 if (tcg_enabled() && !inited) {
2267 inited = 1;
2268 optimize_flags_init();
2269#ifndef CONFIG_USER_ONLY
2270 cpu_set_debug_excp_handler(breakpoint_handler);
2271#endif
2272 }
de024815
AF		 2273}
2274
5fd2087a
AF		 2275static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
2276{
2277 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2278 CPUClass *cc = CPU_CLASS(oc);
2b6f294c
AF		 2279 DeviceClass *dc = DEVICE_CLASS(oc);
2280
2281 xcc->parent_realize = dc->realize;
2282 dc->realize = x86_cpu_realizefn;
5fd2087a
AF		 2283
2284 xcc->parent_reset = cc->reset;
2285 cc->reset = x86_cpu_reset;
f56e3a14 2286
97a8ea5a 2287 cc->do_interrupt = x86_cpu_do_interrupt;
f56e3a14 2288 cpu_class_set_vmsd(cc, &vmstate_x86_cpu);
5fd2087a
AF		 2289}
2290
2291static const TypeInfo x86_cpu_type_info = {
2292 .name = TYPE_X86_CPU,
2293 .parent = TYPE_CPU,
2294 .instance_size = sizeof(X86CPU),
de024815 2295 .instance_init = x86_cpu_initfn,
5fd2087a
AF		 2296 .abstract = false,
2297 .class_size = sizeof(X86CPUClass),
2298 .class_init = x86_cpu_common_class_init,
2299};
2300
2301static void x86_cpu_register_types(void)
2302{
2303 type_register_static(&x86_cpu_type_info);
2304}
2305
2306type_init(x86_cpu_register_types)
Empty description
This page took 0.770072 seconds and 4 git commands to generate.