]>
Commit | Line | Data |
---|---|---|
cb9c377f PB |
1 | #ifndef HW_XILINX_H |
2 | #define HW_XILINX_H 1 | |
3 | ||
4 | ||
0d877c66 | 5 | #include "qemu-common.h" |
b4a42f81 PB |
6 | #include "qapi/qmp/qerror.h" |
7 | #include "stream.h" | |
1422e32d | 8 | #include "net/net.h" |
6a8b1ae2 | 9 | |
6a8b1ae2 | 10 | static inline DeviceState * |
a8170e5e | 11 | xilinx_intc_create(hwaddr base, qemu_irq irq, int kind_of_intr) |
6a8b1ae2 EI |
12 | { |
13 | DeviceState *dev; | |
14 | ||
24739ab4 | 15 | dev = qdev_create(NULL, "xlnx.xps-intc"); |
ee6847d1 | 16 | qdev_prop_set_uint32(dev, "kind-of-intr", kind_of_intr); |
e23a1b33 | 17 | qdev_init_nofail(dev); |
1356b98d AF |
18 | sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base); |
19 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq); | |
6a8b1ae2 EI |
20 | return dev; |
21 | } | |
22 | ||
23 | /* OPB Timer/Counter. */ | |
24 | static inline DeviceState * | |
a8170e5e | 25 | xilinx_timer_create(hwaddr base, qemu_irq irq, int oto, int freq) |
6a8b1ae2 EI |
26 | { |
27 | DeviceState *dev; | |
28 | ||
c0a1dcb9 | 29 | dev = qdev_create(NULL, "xlnx.xps-timer"); |
abe098e4 | 30 | qdev_prop_set_uint32(dev, "one-timer-only", oto); |
919f89f4 | 31 | qdev_prop_set_uint32(dev, "clock-frequency", freq); |
e23a1b33 | 32 | qdev_init_nofail(dev); |
1356b98d AF |
33 | sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base); |
34 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq); | |
6a8b1ae2 EI |
35 | return dev; |
36 | } | |
37 | ||
38 | /* XPS Ethernet Lite MAC. */ | |
39 | static inline DeviceState * | |
a8170e5e | 40 | xilinx_ethlite_create(NICInfo *nd, hwaddr base, qemu_irq irq, |
6a8b1ae2 EI |
41 | int txpingpong, int rxpingpong) |
42 | { | |
43 | DeviceState *dev; | |
44 | ||
7f4d6755 | 45 | qemu_check_nic_model(nd, "xlnx.xps-ethernetlite"); |
6a8b1ae2 | 46 | |
7f4d6755 | 47 | dev = qdev_create(NULL, "xlnx.xps-ethernetlite"); |
17d1ae3c | 48 | qdev_set_nic_properties(dev, nd); |
b2d85c34 PC |
49 | qdev_prop_set_uint32(dev, "tx-ping-pong", txpingpong); |
50 | qdev_prop_set_uint32(dev, "rx-ping-pong", rxpingpong); | |
e23a1b33 | 51 | qdev_init_nofail(dev); |
1356b98d AF |
52 | sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base); |
53 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq); | |
6a8b1ae2 EI |
54 | return dev; |
55 | } | |
00914b7d | 56 | |
dada5c7e PC |
57 | static inline void |
58 | xilinx_axiethernet_init(DeviceState *dev, NICInfo *nd, StreamSlave *peer, | |
59 | hwaddr base, qemu_irq irq, int txmem, int rxmem) | |
00914b7d | 60 | { |
4b5e5210 PC |
61 | Error *errp = NULL; |
62 | ||
00914b7d | 63 | qdev_set_nic_properties(dev, nd); |
ab034c26 PC |
64 | qdev_prop_set_uint32(dev, "rxmem", rxmem); |
65 | qdev_prop_set_uint32(dev, "txmem", txmem); | |
c9b6e1f6 PC |
66 | object_property_set_link(OBJECT(dev), OBJECT(peer), "axistream-connected", |
67 | &errp); | |
4b5e5210 | 68 | assert_no_error(errp); |
00914b7d | 69 | qdev_init_nofail(dev); |
1356b98d AF |
70 | sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base); |
71 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq); | |
00914b7d MS |
72 | } |
73 | ||
669b4983 | 74 | static inline void |
7ce4106c PC |
75 | xilinx_axidma_init(DeviceState *dev, StreamSlave *peer, hwaddr base, |
76 | qemu_irq irq, qemu_irq irq2, int freqhz) | |
00914b7d | 77 | { |
4b5e5210 PC |
78 | Error *errp = NULL; |
79 | ||
00914b7d | 80 | qdev_prop_set_uint32(dev, "freqhz", freqhz); |
c9b6e1f6 PC |
81 | object_property_set_link(OBJECT(dev), OBJECT(peer), "axistream-connected", |
82 | &errp); | |
4b5e5210 | 83 | assert_no_error(errp); |
00914b7d MS |
84 | qdev_init_nofail(dev); |
85 | ||
1356b98d AF |
86 | sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base); |
87 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq); | |
88 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), 1, irq2); | |
00914b7d | 89 | } |
cb9c377f PB |
90 | |
91 | #endif |