]> Git Repo - qemu.git/blame - include/hw/boards.h
Update version for v4.2.0 release
[qemu.git] / include / hw / boards.h
CommitLineData
87ecb68b
PB
1/* Declarations for use by board files for creating devices. */
2
3#ifndef HW_BOARDS_H
4#define HW_BOARDS_H
5
d4842052 6#include "exec/memory.h"
9c17d615 7#include "sysemu/blockdev.h"
ac2da55e 8#include "sysemu/accel.h"
8ac25c84 9#include "qapi/qapi-types-machine.h"
0b8fa32f 10#include "qemu/module.h"
36d20cb2 11#include "qom/object.h"
2e5b09fd 12#include "hw/core/cpu.h"
b6b61144 13
09ad6438
PM
14/**
15 * memory_region_allocate_system_memory - Allocate a board's main memory
16 * @mr: the #MemoryRegion to be initialized
17 * @owner: the object that tracks the region's reference count
18 * @name: name of the memory region
19 * @ram_size: size of the region in bytes
20 *
21 * This function allocates the main memory for a board model, and
22 * initializes @mr appropriately. It also arranges for the memory
23 * to be migrated (by calling vmstate_register_ram_global()).
24 *
25 * Memory allocated via this function will be backed with the memory
26 * backend the user provided using "-mem-path" or "-numa node,memdev=..."
27 * if appropriate; this is typically used to cause host huge pages to be
28 * used. This function should therefore be called by a board exactly once,
29 * for the primary or largest RAM area it implements.
30 *
31 * For boards where the major RAM is split into two parts in the memory
32 * map, you can deal with this by calling memory_region_allocate_system_memory()
33 * once to get a MemoryRegion with enough RAM for both parts, and then
34 * creating alias MemoryRegions via memory_region_init_alias() which
35 * alias into different parts of the RAM MemoryRegion and can be mapped
36 * into the memory map in the appropriate places.
37 *
38 * Smaller pieces of memory (display RAM, static RAMs, etc) don't need
39 * to be backed via the -mem-path memory backend and can simply
5bd366b4 40 * be created via memory_region_init_ram().
09ad6438 41 */
dfabb8b9
PB
42void memory_region_allocate_system_memory(MemoryRegion *mr, Object *owner,
43 const char *name,
44 uint64_t ram_size);
45
dfabb8b9 46#define TYPE_MACHINE_SUFFIX "-machine"
c84a8f01
EH
47
48/* Machine class name that needs to be used for class-name-based machine
49 * type lookup to work.
50 */
51#define MACHINE_TYPE_NAME(machinename) (machinename TYPE_MACHINE_SUFFIX)
52
36d20cb2 53#define TYPE_MACHINE "machine"
c8897e8e 54#undef MACHINE /* BSD defines it and QEMU does not use it */
36d20cb2
MA
55#define MACHINE(obj) \
56 OBJECT_CHECK(MachineState, (obj), TYPE_MACHINE)
57#define MACHINE_GET_CLASS(obj) \
58 OBJECT_GET_CLASS(MachineClass, (obj), TYPE_MACHINE)
59#define MACHINE_CLASS(klass) \
60 OBJECT_CLASS_CHECK(MachineClass, (klass), TYPE_MACHINE)
61
0056ae24
MA
62extern MachineState *current_machine;
63
482dfe9a 64void machine_run_board_init(MachineState *machine);
5e97b623 65bool machine_usb(MachineState *machine);
d8870d02
MA
66bool machine_kernel_irqchip_allowed(MachineState *machine);
67bool machine_kernel_irqchip_required(MachineState *machine);
32c18a2d 68bool machine_kernel_irqchip_split(MachineState *machine);
4689b77b 69int machine_kvm_shadow_mem(MachineState *machine);
6cabe7fa 70int machine_phandle_start(MachineState *machine);
47c8ca53 71bool machine_dump_guest_core(MachineState *machine);
75cc7f01 72bool machine_mem_merge(MachineState *machine);
f2d672c2 73HotpluggableCPUList *machine_query_hotpluggable_cpus(MachineState *machine);
7c88e65d
IM
74void machine_set_cpu_numa_node(MachineState *machine,
75 const CpuInstanceProperties *props,
76 Error **errp);
5e97b623 77
0bd1909d
EH
78void machine_class_allow_dynamic_sysbus_dev(MachineClass *mc, const char *type);
79
80
3811ef14
IM
81/**
82 * CPUArchId:
83 * @arch_id - architecture-dependent CPU ID of present or possible CPU
84 * @cpu - pointer to corresponding CPU object if it's present on NULL otherwise
d342eb76 85 * @type - QOM class name of possible @cpu object
c67ae933 86 * @props - CPU object properties, initialized by board
f2d672c2 87 * #vcpus_count - number of threads provided by @cpu object
3811ef14 88 */
a44432b4 89typedef struct CPUArchId {
3811ef14 90 uint64_t arch_id;
f2d672c2 91 int64_t vcpus_count;
c67ae933 92 CpuInstanceProperties props;
8aba3842 93 Object *cpu;
d342eb76 94 const char *type;
3811ef14
IM
95} CPUArchId;
96
97/**
98 * CPUArchIdList:
99 * @len - number of @CPUArchId items in @cpus array
100 * @cpus - array of present or possible CPUs for current machine configuration
101 */
102typedef struct {
103 int len;
104 CPUArchId cpus[0];
105} CPUArchIdList;
106
36d20cb2
MA
107/**
108 * MachineClass:
08fe6824
TH
109 * @deprecation_reason: If set, the machine is marked as deprecated. The
110 * string should provide some clear information about what to use instead.
72649619
EC
111 * @max_cpus: maximum number of CPUs supported. Default: 1
112 * @min_cpus: minimum number of CPUs supported. Default: 1
113 * @default_cpus: number of CPUs instantiated if none are specified. Default: 1
b7454548
IM
114 * @get_hotplug_handler: this function is called during bus-less
115 * device hotplug. If defined it returns pointer to an instance
116 * of HotplugHandler object, which handles hotplug operation
117 * for a given @dev. It may return NULL if @dev doesn't require
118 * any actions to be performed by hotplug handler.
ea089eeb
IM
119 * @cpu_index_to_instance_props:
120 * used to provide @cpu_index to socket/core/thread number mapping, allowing
121 * legacy code to perform maping from cpu_index to topology properties
122 * Returns: tuple of socket/core/thread ids given cpu_index belongs to.
57924bcd
IM
123 * used to provide @cpu_index to socket number mapping, allowing
124 * a machine to group CPU threads belonging to the same socket/package
125 * Returns: socket number given cpu_index belongs to.
fac862ff
EH
126 * @hw_version:
127 * Value of QEMU_VERSION when the machine was added to QEMU.
128 * Set only by old machines because they need to keep
129 * compatibility on code that exposed QEMU_VERSION to guests in
130 * the past (and now use qemu_hw_version()).
3811ef14
IM
131 * @possible_cpu_arch_ids:
132 * Returns an array of @CPUArchId architecture-dependent CPU IDs
133 * which includes CPU IDs for present and possible to hotplug CPUs.
134 * Caller is responsible for freeing returned list.
79e07936
IM
135 * @get_default_cpu_node_id:
136 * returns default board specific node_id value for CPU slot specified by
137 * index @idx in @ms->possible_cpus[]
c5514d0e
IM
138 * @has_hotpluggable_cpus:
139 * If true, board supports CPUs creation with -device/device_add.
6063d4c0
IM
140 * @default_cpu_type:
141 * specifies default CPU_TYPE, which will be used for parsing target
142 * specific features and for creating CPUs if CPU name wasn't provided
143 * explicitly at CLI
20bccb82
PM
144 * @minimum_page_bits:
145 * If non-zero, the board promises never to create a CPU with a page size
146 * smaller than this, so QEMU can use a more efficient larger page
147 * size than the target architecture's minimum. (Attempting to create
148 * such a CPU will fail.) Note that changing this is a migration
149 * compatibility break for the machine.
ed860129
PM
150 * @ignore_memory_transaction_failures:
151 * If this is flag is true then the CPU will ignore memory transaction
152 * failures which should cause the CPU to take an exception due to an
153 * access to an unassigned physical address; the transaction will instead
154 * return zero (for a read) or be ignored (for a write). This should be
155 * set only by legacy board models which rely on the old RAZ/WI behaviour
156 * for handling devices that QEMU does not yet model. New board models
157 * should instead use "unimplemented-device" for all memory ranges where
158 * the guest will attempt to probe for a device that QEMU doesn't
159 * implement and a stub device is required.
dc0ca80e
EA
160 * @kvm_type:
161 * Return the type of KVM corresponding to the kvm-type string option or
162 * computed based on other criteria such as the host kernel capabilities.
cd5ff833
IM
163 * @numa_mem_supported:
164 * true if '--numa node.mem' option is supported and false otherwise
6f479566
LX
165 * @smp_parse:
166 * The function pointer to hook different machine specific functions for
167 * parsing "smp-opts" from QemuOpts to MachineState::CpuTopology and more
168 * machine specific topology fields, such as smp_dies for PCMachine.
d2321d31
PX
169 * @hotplug_allowed:
170 * If the hook is provided, then it'll be called for each device
171 * hotplug to check whether the device hotplug is allowed. Return
172 * true to grant allowance or false to reject the hotplug. When
173 * false is returned, an error must be set to show the reason of
174 * the rejection. If the hook is not provided, all hotplug will be
175 * allowed.
36d20cb2
MA
176 */
177struct MachineClass {
178 /*< private >*/
179 ObjectClass parent_class;
180 /*< public >*/
181
2709f263 182 const char *family; /* NULL iff @name identifies a standalone machtype */
8ea75371 183 char *name;
00b4fbe2
MA
184 const char *alias;
185 const char *desc;
08fe6824 186 const char *deprecation_reason;
00b4fbe2 187
3ef96221 188 void (*init)(MachineState *state);
a0628599 189 void (*reset)(MachineState *state);
4b5e06c9 190 void (*wakeup)(MachineState *state);
a0628599 191 void (*hot_add_cpu)(MachineState *state, const int64_t id, Error **errp);
dc0ca80e 192 int (*kvm_type)(MachineState *machine, const char *arg);
6f479566 193 void (*smp_parse)(MachineState *ms, QemuOpts *opts);
00b4fbe2
MA
194
195 BlockInterfaceType block_default_type;
16026518 196 int units_per_default_bus;
00b4fbe2 197 int max_cpus;
72649619
EC
198 int min_cpus;
199 int default_cpus;
00b4fbe2
MA
200 unsigned int no_serial:1,
201 no_parallel:1,
00b4fbe2
MA
202 no_floppy:1,
203 no_cdrom:1,
33cd52b5 204 no_sdcard:1,
bab47d9a
GH
205 pci_allow_0_address:1,
206 legacy_fw_cfg_order:1;
00b4fbe2
MA
207 int is_default;
208 const char *default_machine_opts;
209 const char *default_boot_order;
6f00494a 210 const char *default_display;
b66bbee3 211 GPtrArray *compat_props;
00b4fbe2 212 const char *hw_version;
076b35b5 213 ram_addr_t default_ram_size;
6063d4c0 214 const char *default_cpu_type;
b2fc91db 215 bool default_kernel_irqchip_split;
71ae9e94
EH
216 bool option_rom_has_mr;
217 bool rom_file_has_mr;
20bccb82 218 int minimum_page_bits;
c5514d0e 219 bool has_hotpluggable_cpus;
ed860129 220 bool ignore_memory_transaction_failures;
55641213 221 int numa_mem_align_shift;
c9cf636d 222 const char **valid_cpu_types;
0bd1909d 223 strList *allowed_dynamic_sysbus_devices;
7b8be49d 224 bool auto_enable_numa_with_memhp;
3bfe5716
LV
225 void (*numa_auto_assign_ram)(MachineClass *mc, NodeInfo *nodes,
226 int nb_nodes, ram_addr_t size);
907aac2f 227 bool ignore_boot_device_suffixes;
7fccf2a0 228 bool smbus_no_migration_support;
f6a0d06b 229 bool nvdimm_supported;
cd5ff833 230 bool numa_mem_supported;
0533ef5f 231 bool auto_enable_numa;
b7454548
IM
232
233 HotplugHandler *(*get_hotplug_handler)(MachineState *machine,
234 DeviceState *dev);
d2321d31
PX
235 bool (*hotplug_allowed)(MachineState *state, DeviceState *dev,
236 Error **errp);
ea089eeb
IM
237 CpuInstanceProperties (*cpu_index_to_instance_props)(MachineState *machine,
238 unsigned cpu_index);
80e5db30 239 const CPUArchIdList *(*possible_cpu_arch_ids)(MachineState *machine);
79e07936 240 int64_t (*get_default_cpu_node_id)(const MachineState *ms, int idx);
36d20cb2
MA
241};
242
b0c14ec4 243/**
e017da37 244 * DeviceMemoryState:
b0c14ec4
DH
245 * @base: address in guest physical address space where the memory
246 * address space for memory devices starts
247 * @mr: address space container for memory devices
248 */
e017da37 249typedef struct DeviceMemoryState {
b0c14ec4
DH
250 hwaddr base;
251 MemoryRegion mr;
e017da37 252} DeviceMemoryState;
b0c14ec4 253
edeeec91
LX
254/**
255 * CpuTopology:
256 * @cpus: the number of present logical processors on the machine
257 * @cores: the number of cores in one package
258 * @threads: the number of threads in one core
259 * @max_cpus: the maximum number of logical processors on the machine
260 */
261typedef struct CpuTopology {
262 unsigned int cpus;
263 unsigned int cores;
264 unsigned int threads;
265 unsigned int max_cpus;
266} CpuTopology;
267
36d20cb2
MA
268/**
269 * MachineState:
270 */
271struct MachineState {
272 /*< private >*/
273 Object parent_obj;
33cd52b5
AG
274 Notifier sysbus_notifier;
275
36d20cb2
MA
276 /*< public >*/
277
278 char *accel;
d8870d02
MA
279 bool kernel_irqchip_allowed;
280 bool kernel_irqchip_required;
32c18a2d 281 bool kernel_irqchip_split;
36d20cb2 282 int kvm_shadow_mem;
36d20cb2
MA
283 char *dtb;
284 char *dumpdtb;
285 int phandle_start;
286 char *dt_compatible;
287 bool dump_guest_core;
288 bool mem_merge;
289 bool usb;
c6e76503 290 bool usb_disabled;
79814179 291 bool igd_gfx_passthru;
36d20cb2 292 char *firmware;
a52a7fdf 293 bool iommu;
9850c604 294 bool suppress_vmdesc;
902c053d 295 bool enforce_config_section;
cfc58cf3 296 bool enable_graphics;
db588194 297 char *memory_encryption;
e017da37 298 DeviceMemoryState *device_memory;
36d20cb2 299
3ef96221 300 ram_addr_t ram_size;
c270fb9e
IM
301 ram_addr_t maxram_size;
302 uint64_t ram_slots;
3ef96221 303 const char *boot_order;
6b1b1440
MA
304 char *kernel_filename;
305 char *kernel_cmdline;
306 char *initrd_filename;
6063d4c0 307 const char *cpu_type;
ac2da55e 308 AccelState *accelerator;
38690a1c 309 CPUArchIdList *possible_cpus;
edeeec91 310 CpuTopology smp;
f6a0d06b 311 struct NVDIMMState *nvdimms_state;
aa570207 312 struct NumaState *numa_state;
36d20cb2
MA
313};
314
ed0b6de3
EH
315#define DEFINE_MACHINE(namestr, machine_initfn) \
316 static void machine_initfn##_class_init(ObjectClass *oc, void *data) \
317 { \
318 MachineClass *mc = MACHINE_CLASS(oc); \
319 machine_initfn(mc); \
320 } \
321 static const TypeInfo machine_initfn##_typeinfo = { \
322 .name = MACHINE_TYPE_NAME(namestr), \
323 .parent = TYPE_MACHINE, \
324 .class_init = machine_initfn##_class_init, \
325 }; \
326 static void machine_initfn##_register_types(void) \
327 { \
328 type_register_static(&machine_initfn##_typeinfo); \
329 } \
0e6aac87 330 type_init(machine_initfn##_register_types)
ed0b6de3 331
9aec2e52
CH
332extern GlobalProperty hw_compat_4_1[];
333extern const size_t hw_compat_4_1_len;
334
9bf2650b
CH
335extern GlobalProperty hw_compat_4_0[];
336extern const size_t hw_compat_4_0_len;
337
abd93cc7
MAL
338extern GlobalProperty hw_compat_3_1[];
339extern const size_t hw_compat_3_1_len;
340
ddb3235d
MAL
341extern GlobalProperty hw_compat_3_0[];
342extern const size_t hw_compat_3_0_len;
343
0d47310b
MAL
344extern GlobalProperty hw_compat_2_12[];
345extern const size_t hw_compat_2_12_len;
346
43df70a9
MAL
347extern GlobalProperty hw_compat_2_11[];
348extern const size_t hw_compat_2_11_len;
349
503224f4
MAL
350extern GlobalProperty hw_compat_2_10[];
351extern const size_t hw_compat_2_10_len;
352
3e803152
MAL
353extern GlobalProperty hw_compat_2_9[];
354extern const size_t hw_compat_2_9_len;
355
edc24ccd
MAL
356extern GlobalProperty hw_compat_2_8[];
357extern const size_t hw_compat_2_8_len;
358
5a995064
MAL
359extern GlobalProperty hw_compat_2_7[];
360extern const size_t hw_compat_2_7_len;
361
ff8f261f
MAL
362extern GlobalProperty hw_compat_2_6[];
363extern const size_t hw_compat_2_6_len;
364
fe759610
MAL
365extern GlobalProperty hw_compat_2_5[];
366extern const size_t hw_compat_2_5_len;
367
2f99b9c2
MAL
368extern GlobalProperty hw_compat_2_4[];
369extern const size_t hw_compat_2_4_len;
370
8995dd90
MAL
371extern GlobalProperty hw_compat_2_3[];
372extern const size_t hw_compat_2_3_len;
373
1c30044e
MAL
374extern GlobalProperty hw_compat_2_2[];
375extern const size_t hw_compat_2_2_len;
376
c4fc5695
MAL
377extern GlobalProperty hw_compat_2_1[];
378extern const size_t hw_compat_2_1_len;
379
87ecb68b 380#endif
This page took 0.888018 seconds and 4 git commands to generate.