]>
Commit | Line | Data |
---|---|---|
798b0c25 FB |
1 | /* |
2 | * QEMU internal VGA defines. | |
5fafdf24 | 3 | * |
798b0c25 | 4 | * Copyright (c) 2003-2004 Fabrice Bellard |
5fafdf24 | 5 | * |
798b0c25 FB |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
175de524 | 24 | |
cb9c377f | 25 | #ifndef HW_VGA_INT_H |
175de524 | 26 | #define HW_VGA_INT_H |
11b6b345 | 27 | |
e07b1589 | 28 | #include "exec/ioport.h" |
022c62cb | 29 | #include "exec/memory.h" |
e07b1589 | 30 | #include "ui/console.h" |
11b6b345 | 31 | |
a3ee49f0 GH |
32 | #include "hw/display/bochs-vbe.h" |
33 | ||
798b0c25 FB |
34 | #define ST01_V_RETRACE 0x08 |
35 | #define ST01_DISP_ENABLE 0x01 | |
36 | ||
798b0c25 | 37 | #define CH_ATTR_SIZE (160 * 100) |
8454df8b | 38 | #define VGA_MAX_HEIGHT 2048 |
4e3e9d0b | 39 | |
cb5a7aa8 | 40 | struct vga_precise_retrace { |
41 | int64_t ticks_per_char; | |
42 | int64_t total_chars; | |
43 | int htotal; | |
44 | int hstart; | |
45 | int hend; | |
46 | int vstart; | |
47 | int vend; | |
48 | int freq; | |
49 | }; | |
50 | ||
51 | union vga_retrace { | |
52 | struct vga_precise_retrace precise; | |
53 | }; | |
54 | ||
4e12cd94 AK |
55 | struct VGACommonState; |
56 | typedef uint8_t (* vga_retrace_fn)(struct VGACommonState *s); | |
57 | typedef void (* vga_update_retrace_info_fn)(struct VGACommonState *s); | |
58 | ||
59 | typedef struct VGACommonState { | |
80763888 | 60 | MemoryRegion *legacy_address_space; |
4e12cd94 | 61 | uint8_t *vram_ptr; |
b1950430 | 62 | MemoryRegion vram; |
8294a64d | 63 | MemoryRegion vram_vbe; |
a19cbfb3 | 64 | uint32_t vram_size; |
4a1e244e | 65 | uint32_t vram_size_mb; /* property */ |
54a85d46 | 66 | uint32_t vbe_size; |
3d90c625 | 67 | uint32_t vbe_size_mask; |
4e12cd94 | 68 | uint32_t latch; |
ad37168c PB |
69 | bool has_chain4_alias; |
70 | MemoryRegion chain4_alias; | |
4e12cd94 AK |
71 | uint8_t sr_index; |
72 | uint8_t sr[256]; | |
94ef4f33 | 73 | uint8_t sr_vbe[256]; |
4e12cd94 AK |
74 | uint8_t gr_index; |
75 | uint8_t gr[256]; | |
76 | uint8_t ar_index; | |
77 | uint8_t ar[21]; | |
78 | int ar_flip_flop; | |
79 | uint8_t cr_index; | |
80 | uint8_t cr[256]; /* CRT registers */ | |
81 | uint8_t msr; /* Misc Output Register */ | |
82 | uint8_t fcr; /* Feature Control Register */ | |
83 | uint8_t st00; /* status 0 */ | |
84 | uint8_t st01; /* status 1 */ | |
85 | uint8_t dac_state; | |
86 | uint8_t dac_sub_index; | |
87 | uint8_t dac_read_index; | |
88 | uint8_t dac_write_index; | |
89 | uint8_t dac_cache[3]; /* used when writing */ | |
90 | int dac_8bit; | |
91 | uint8_t palette[768]; | |
92 | int32_t bank_offset; | |
4e12cd94 AK |
93 | int (*get_bpp)(struct VGACommonState *s); |
94 | void (*get_offsets)(struct VGACommonState *s, | |
95 | uint32_t *pline_offset, | |
96 | uint32_t *pstart_addr, | |
97 | uint32_t *pline_compare); | |
98 | void (*get_resolution)(struct VGACommonState *s, | |
99 | int *pwidth, | |
100 | int *pheight); | |
848696bf KB |
101 | PortioList vga_port_list; |
102 | PortioList vbe_port_list; | |
a96d8bea GH |
103 | /* bochs vbe state */ |
104 | uint16_t vbe_index; | |
105 | uint16_t vbe_regs[VBE_DISPI_INDEX_NB]; | |
106 | uint32_t vbe_start_addr; | |
107 | uint32_t vbe_line_offset; | |
108 | uint32_t vbe_bank_mask; | |
109 | int vbe_mapped; | |
4e12cd94 | 110 | /* display refresh support */ |
c78f7137 | 111 | QemuConsole *con; |
4e12cd94 AK |
112 | uint32_t font_offsets[2]; |
113 | int graphic_mode; | |
114 | uint8_t shift_control; | |
115 | uint8_t double_scan; | |
116 | uint32_t line_offset; | |
117 | uint32_t line_compare; | |
118 | uint32_t start_addr; | |
119 | uint32_t plane_updated; | |
120 | uint32_t last_line_offset; | |
121 | uint8_t last_cw, last_ch; | |
122 | uint32_t last_width, last_height; /* in chars or pixels */ | |
123 | uint32_t last_scr_width, last_scr_height; /* in pixels */ | |
124 | uint32_t last_depth; /* in bits */ | |
c3b10605 | 125 | bool last_byteswap; |
55080993 | 126 | bool force_shadow; |
4e12cd94 | 127 | uint8_t cursor_start, cursor_end; |
9aa0ff0b JK |
128 | bool cursor_visible_phase; |
129 | int64_t cursor_blink_time; | |
4e12cd94 | 130 | uint32_t cursor_offset; |
380cd056 | 131 | const GraphicHwOps *hw_ops; |
9678aedd GH |
132 | bool full_update_text; |
133 | bool full_update_gfx; | |
2c7d8736 | 134 | bool big_endian_fb; |
c3b10605 | 135 | bool default_endian_fb; |
4e12cd94 AK |
136 | /* hardware mouse cursor support */ |
137 | uint32_t invalidated_y_table[VGA_MAX_HEIGHT / 32]; | |
22382bb9 GH |
138 | uint32_t hw_cursor_x; |
139 | uint32_t hw_cursor_y; | |
4e12cd94 AK |
140 | void (*cursor_invalidate)(struct VGACommonState *s); |
141 | void (*cursor_draw_line)(struct VGACommonState *s, uint8_t *d, int y); | |
142 | /* tell for each page if it has been updated since the last time */ | |
143 | uint32_t last_palette[256]; | |
144 | uint32_t last_ch_attr[CH_ATTR_SIZE]; /* XXX: make it dynamic */ | |
145 | /* retrace */ | |
146 | vga_retrace_fn retrace; | |
147 | vga_update_retrace_info_fn update_retrace_info; | |
cb5a7aa8 | 148 | union vga_retrace retrace_info; |
2a3138ab | 149 | uint8_t is_vbe_vmstate; |
4e12cd94 | 150 | } VGACommonState; |
4e3e9d0b | 151 | |
a8aa669b FB |
152 | static inline int c6_to_8(int v) |
153 | { | |
154 | int b; | |
155 | v &= 0x3f; | |
156 | b = v & 1; | |
157 | return (v << 2) | (b << 1) | b; | |
158 | } | |
159 | ||
e2bbfc8e | 160 | void vga_common_init(VGACommonState *s, Object *obj, bool global_vmstate); |
712f0cc7 | 161 | void vga_init(VGACommonState *s, Object *obj, MemoryRegion *address_space, |
0a039dc7 | 162 | MemoryRegion *address_space_io, bool init_vga_ports); |
c84b28ee | 163 | MemoryRegion *vga_init_io(VGACommonState *s, Object *obj, |
0a039dc7 RH |
164 | const MemoryRegionPortio **vga_ports, |
165 | const MemoryRegionPortio **vbe_ports); | |
03a3e7ba | 166 | void vga_common_reset(VGACommonState *s); |
2bec46dc | 167 | |
b51d7b2e | 168 | void vga_sync_dirty_bitmap(VGACommonState *s); |
a4a2f59c | 169 | void vga_dirty_log_start(VGACommonState *s); |
b5cc6e32 | 170 | void vga_dirty_log_stop(VGACommonState *s); |
2bec46dc | 171 | |
11b6b345 | 172 | extern const VMStateDescription vmstate_vga_common; |
43bf782b JQ |
173 | uint32_t vga_ioport_read(void *opaque, uint32_t addr); |
174 | void vga_ioport_write(void *opaque, uint32_t addr, uint32_t val); | |
a8170e5e AK |
175 | uint32_t vga_mem_readb(VGACommonState *s, hwaddr addr); |
176 | void vga_mem_writeb(VGACommonState *s, hwaddr addr, uint32_t val); | |
a4a2f59c | 177 | void vga_invalidate_scanlines(VGACommonState *s, int y1, int y2); |
a8aa669b | 178 | |
25a18cbd | 179 | int vga_ioport_invalid(VGACommonState *s, uint32_t addr); |
803ff052 | 180 | |
83118327 | 181 | void vga_init_vbe(VGACommonState *s, Object *obj, MemoryRegion *address_space); |
803ff052 GH |
182 | uint32_t vbe_ioport_read_data(void *opaque, uint32_t addr); |
183 | void vbe_ioport_write_index(void *opaque, uint32_t addr, uint32_t val); | |
184 | void vbe_ioport_write_data(void *opaque, uint32_t addr, uint32_t val); | |
25a18cbd | 185 | |
798b0c25 FB |
186 | extern const uint8_t sr_mask[8]; |
187 | extern const uint8_t gr_mask[16]; | |
fbe1b595 | 188 | |
5245d57a GH |
189 | #define VGABIOS_FILENAME "vgabios.bin" |
190 | #define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin" | |
fbe1b595 | 191 | |
b1950430 | 192 | extern const MemoryRegionOps vga_mem_ops; |
cb9c377f | 193 | |
c5d4dac8 GH |
194 | /* vga-pci.c */ |
195 | void pci_std_vga_mmio_region_init(VGACommonState *s, | |
196 | MemoryRegion *parent, | |
197 | MemoryRegion *subs, | |
198 | bool qext); | |
199 | ||
cb9c377f | 200 | #endif |