]>
Commit | Line | Data |
---|---|---|
30aa5c0d AJ |
1 | /* |
2 | * QEMU NVRAM emulation for DS1225Y chip | |
02cb1585 | 3 | * |
bcc4e41f | 4 | * Copyright (c) 2007-2008 Hervé Poussineau |
02cb1585 | 5 | * |
30aa5c0d AJ |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
24 | ||
0430891c | 25 | #include "qemu/osdep.h" |
83c9f4ca | 26 | #include "hw/sysbus.h" |
d43ed9ec | 27 | #include "trace.h" |
30aa5c0d | 28 | |
cd3e2409 | 29 | typedef struct { |
871321ac | 30 | MemoryRegion iomem; |
02cb1585 | 31 | uint32_t chip_size; |
cd3e2409 | 32 | char *filename; |
3a230256 | 33 | FILE *file; |
02cb1585 | 34 | uint8_t *contents; |
cd3e2409 | 35 | } NvRamState; |
30aa5c0d | 36 | |
a8170e5e | 37 | static uint64_t nvram_read(void *opaque, hwaddr addr, unsigned size) |
30aa5c0d | 38 | { |
cd3e2409 | 39 | NvRamState *s = opaque; |
02cb1585 AJ |
40 | uint32_t val; |
41 | ||
8da3ff18 | 42 | val = s->contents[addr]; |
d43ed9ec | 43 | trace_nvram_read(addr, val); |
02cb1585 AJ |
44 | return val; |
45 | } | |
30aa5c0d | 46 | |
a8170e5e | 47 | static void nvram_write(void *opaque, hwaddr addr, uint64_t val, |
871321ac | 48 | unsigned size) |
30aa5c0d | 49 | { |
cd3e2409 | 50 | NvRamState *s = opaque; |
30aa5c0d | 51 | |
d43ed9ec HP |
52 | val &= 0xff; |
53 | trace_nvram_write(addr, s->contents[addr], val); | |
02cb1585 | 54 | |
d43ed9ec | 55 | s->contents[addr] = val; |
02cb1585 | 56 | if (s->file) { |
3a230256 JQ |
57 | fseek(s->file, addr, SEEK_SET); |
58 | fputc(val, s->file); | |
59 | fflush(s->file); | |
30aa5c0d AJ |
60 | } |
61 | } | |
62 | ||
871321ac AK |
63 | static const MemoryRegionOps nvram_ops = { |
64 | .read = nvram_read, | |
65 | .write = nvram_write, | |
66 | .impl = { | |
67 | .min_access_size = 1, | |
68 | .max_access_size = 1, | |
69 | }, | |
70 | .endianness = DEVICE_LITTLE_ENDIAN, | |
30aa5c0d AJ |
71 | }; |
72 | ||
cd3e2409 | 73 | static int nvram_post_load(void *opaque, int version_id) |
30aa5c0d | 74 | { |
cd3e2409 HP |
75 | NvRamState *s = opaque; |
76 | ||
77 | /* Close file, as filename may has changed in load/store process */ | |
78 | if (s->file) { | |
3a230256 | 79 | fclose(s->file); |
cd3e2409 HP |
80 | } |
81 | ||
82 | /* Write back nvram contents */ | |
3a230256 | 83 | s->file = fopen(s->filename, "wb"); |
cd3e2409 HP |
84 | if (s->file) { |
85 | /* Write back contents, as 'wb' mode cleaned the file */ | |
3a230256 JQ |
86 | if (fwrite(s->contents, s->chip_size, 1, s->file) != 1) { |
87 | printf("nvram_post_load: short write\n"); | |
88 | } | |
89 | fflush(s->file); | |
cd3e2409 HP |
90 | } |
91 | ||
92 | return 0; | |
93 | } | |
94 | ||
95 | static const VMStateDescription vmstate_nvram = { | |
96 | .name = "nvram", | |
97 | .version_id = 0, | |
98 | .minimum_version_id = 0, | |
cd3e2409 HP |
99 | .post_load = nvram_post_load, |
100 | .fields = (VMStateField[]) { | |
101 | VMSTATE_VARRAY_UINT32(contents, NvRamState, chip_size, 0, | |
102 | vmstate_info_uint8, uint8_t), | |
103 | VMSTATE_END_OF_LIST() | |
104 | } | |
105 | }; | |
106 | ||
8c1892cf AF |
107 | #define TYPE_DS1225Y "ds1225y" |
108 | #define DS1225Y(obj) OBJECT_CHECK(SysBusNvRamState, (obj), TYPE_DS1225Y) | |
109 | ||
cd3e2409 | 110 | typedef struct { |
8c1892cf AF |
111 | SysBusDevice parent_obj; |
112 | ||
cd3e2409 HP |
113 | NvRamState nvram; |
114 | } SysBusNvRamState; | |
115 | ||
116 | static int nvram_sysbus_initfn(SysBusDevice *dev) | |
117 | { | |
8c1892cf AF |
118 | SysBusNvRamState *sys = DS1225Y(dev); |
119 | NvRamState *s = &sys->nvram; | |
3a230256 | 120 | FILE *file; |
30aa5c0d | 121 | |
7267c094 | 122 | s->contents = g_malloc0(s->chip_size); |
02cb1585 | 123 | |
eedfac6f PB |
124 | memory_region_init_io(&s->iomem, OBJECT(s), &nvram_ops, s, |
125 | "nvram", s->chip_size); | |
750ecd44 | 126 | sysbus_init_mmio(dev, &s->iomem); |
cd3e2409 | 127 | |
02cb1585 | 128 | /* Read current file */ |
3a230256 | 129 | file = fopen(s->filename, "rb"); |
02cb1585 AJ |
130 | if (file) { |
131 | /* Read nvram contents */ | |
3a230256 JQ |
132 | if (fread(s->contents, s->chip_size, 1, file) != 1) { |
133 | printf("nvram_sysbus_initfn: short read\n"); | |
134 | } | |
135 | fclose(file); | |
02cb1585 | 136 | } |
cd3e2409 | 137 | nvram_post_load(s, 0); |
30aa5c0d | 138 | |
cd3e2409 | 139 | return 0; |
30aa5c0d | 140 | } |
cd3e2409 | 141 | |
999e12bb AL |
142 | static Property nvram_sysbus_properties[] = { |
143 | DEFINE_PROP_UINT32("size", SysBusNvRamState, nvram.chip_size, 0x2000), | |
144 | DEFINE_PROP_STRING("filename", SysBusNvRamState, nvram.filename), | |
145 | DEFINE_PROP_END_OF_LIST(), | |
146 | }; | |
147 | ||
148 | static void nvram_sysbus_class_init(ObjectClass *klass, void *data) | |
149 | { | |
39bffca2 | 150 | DeviceClass *dc = DEVICE_CLASS(klass); |
999e12bb AL |
151 | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
152 | ||
153 | k->init = nvram_sysbus_initfn; | |
39bffca2 AL |
154 | dc->vmsd = &vmstate_nvram; |
155 | dc->props = nvram_sysbus_properties; | |
999e12bb AL |
156 | } |
157 | ||
8c43a6f0 | 158 | static const TypeInfo nvram_sysbus_info = { |
8c1892cf | 159 | .name = TYPE_DS1225Y, |
39bffca2 AL |
160 | .parent = TYPE_SYS_BUS_DEVICE, |
161 | .instance_size = sizeof(SysBusNvRamState), | |
162 | .class_init = nvram_sysbus_class_init, | |
cd3e2409 HP |
163 | }; |
164 | ||
83f7d43a | 165 | static void nvram_register_types(void) |
cd3e2409 | 166 | { |
39bffca2 | 167 | type_register_static(&nvram_sysbus_info); |
cd3e2409 HP |
168 | } |
169 | ||
83f7d43a | 170 | type_init(nvram_register_types) |