]> Git Repo - qemu.git/blame - hw/usb/hcd-ehci-pci.c
qemu-common: Move qemu_isalnum() etc. to qemu/ctype.h
[qemu.git] / hw / usb / hcd-ehci-pci.c
CommitLineData
0bf96f94
GH
1/*
2 * QEMU USB EHCI Emulation
3 *
4 * This library is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU Lesser General Public
6 * License as published by the Free Software Foundation; either
75a49fc6 7 * version 2.1 of the License, or (at your option) any later version.
0bf96f94
GH
8 *
9 * This library is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
12 * Lesser General Public License for more details.
13 *
75a49fc6 14 * You should have received a copy of the GNU Lesser General Public License
0bf96f94
GH
15 * along with this program; if not, see <http://www.gnu.org/licenses/>.
16 */
17
e532b2e0 18#include "qemu/osdep.h"
0bf96f94 19#include "hw/usb/hcd-ehci.h"
1de7afc9 20#include "qemu/range.h"
0bf96f94 21
df013187
GH
22typedef struct EHCIPCIInfo {
23 const char *name;
24 uint16_t vendor_id;
25 uint16_t device_id;
26 uint8_t revision;
ec56214f 27 bool companion;
df013187
GH
28} EHCIPCIInfo;
29
9af21dbe 30static void usb_ehci_pci_realize(PCIDevice *dev, Error **errp)
0bf96f94 31{
5aa3ca9f 32 EHCIPCIState *i = PCI_EHCI(dev);
0bf96f94
GH
33 EHCIState *s = &i->ehci;
34 uint8_t *pci_conf = dev->config;
35
36 pci_set_byte(&pci_conf[PCI_CLASS_PROG], 0x20);
37
38 /* capabilities pointer */
39 pci_set_byte(&pci_conf[PCI_CAPABILITY_LIST], 0x00);
40 /* pci_set_byte(&pci_conf[PCI_CAPABILITY_LIST], 0x50); */
41
42 pci_set_byte(&pci_conf[PCI_INTERRUPT_PIN], 4); /* interrupt pin D */
43 pci_set_byte(&pci_conf[PCI_MIN_GNT], 0);
44 pci_set_byte(&pci_conf[PCI_MAX_LAT], 0);
45
46 /* pci_conf[0x50] = 0x01; *//* power management caps */
47
48 pci_set_byte(&pci_conf[USB_SBRN], USB_RELEASE_2); /* release # (2.1.4) */
49 pci_set_byte(&pci_conf[0x61], 0x20); /* frame length adjustment (2.1.5) */
50 pci_set_word(&pci_conf[0x62], 0x00); /* port wake up capability (2.1.6) */
51
52 pci_conf[0x64] = 0x00;
53 pci_conf[0x65] = 0x00;
54 pci_conf[0x66] = 0x00;
55 pci_conf[0x67] = 0x00;
56 pci_conf[0x68] = 0x01;
57 pci_conf[0x69] = 0x00;
58 pci_conf[0x6a] = 0x00;
59 pci_conf[0x6b] = 0x00; /* USBLEGSUP */
60 pci_conf[0x6c] = 0x00;
61 pci_conf[0x6d] = 0x00;
62 pci_conf[0x6e] = 0x00;
63 pci_conf[0x6f] = 0xc0; /* USBLEFCTLSTS */
64
9e64f8a3 65 s->irq = pci_allocate_irq(dev);
df32fd1c 66 s->as = pci_get_address_space(dev);
0bf96f94 67
08f4c90b 68 usb_ehci_realize(s, DEVICE(dev), NULL);
0bf96f94 69 pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->mem);
0bf96f94
GH
70}
71
d4614cc3
AF
72static void usb_ehci_pci_init(Object *obj)
73{
ec56214f 74 DeviceClass *dc = OBJECT_GET_CLASS(DeviceClass, obj, TYPE_DEVICE);
d4614cc3
AF
75 EHCIPCIState *i = PCI_EHCI(obj);
76 EHCIState *s = &i->ehci;
77
78 s->caps[0x09] = 0x68; /* EECP */
79
80 s->capsbase = 0x00;
81 s->opregbase = 0x20;
cc8d6a84
KJS
82 s->portscbase = 0x44;
83 s->portnr = NB_PORTS;
d4614cc3 84
ec56214f
GH
85 if (!dc->hotpluggable) {
86 s->companion_enable = true;
87 }
88
d4614cc3
AF
89 usb_ehci_init(s, DEVICE(obj));
90}
91
d710e1e7
LQ
92static void usb_ehci_pci_finalize(Object *obj)
93{
94 EHCIPCIState *i = PCI_EHCI(obj);
95 EHCIState *s = &i->ehci;
96
97 usb_ehci_finalize(s);
98}
99
96e14926
GA
100static void usb_ehci_pci_exit(PCIDevice *dev)
101{
102 EHCIPCIState *i = PCI_EHCI(dev);
103 EHCIState *s = &i->ehci;
104
105 usb_ehci_unrealize(s, DEVICE(dev), NULL);
106
012aef07
MA
107 g_free(s->irq);
108 s->irq = NULL;
96e14926
GA
109}
110
4e289b1b
GA
111static void usb_ehci_pci_reset(DeviceState *dev)
112{
113 PCIDevice *pci_dev = PCI_DEVICE(dev);
114 EHCIPCIState *i = PCI_EHCI(pci_dev);
115 EHCIState *s = &i->ehci;
116
117 ehci_reset(s);
118}
119
55903f1d
GH
120static void usb_ehci_pci_write_config(PCIDevice *dev, uint32_t addr,
121 uint32_t val, int l)
122{
5aa3ca9f 123 EHCIPCIState *i = PCI_EHCI(dev);
55903f1d
GH
124 bool busmaster;
125
126 pci_default_write_config(dev, addr, val, l);
127
128 if (!range_covers_byte(addr, l, PCI_COMMAND)) {
129 return;
130 }
131 busmaster = pci_get_word(dev->config + PCI_COMMAND) & PCI_COMMAND_MASTER;
df32fd1c 132 i->ehci.as = busmaster ? pci_get_address_space(dev) : &address_space_memory;
55903f1d
GH
133}
134
0bf96f94
GH
135static Property ehci_pci_properties[] = {
136 DEFINE_PROP_UINT32("maxframes", EHCIPCIState, ehci.maxframes, 128),
137 DEFINE_PROP_END_OF_LIST(),
138};
139
140static const VMStateDescription vmstate_ehci_pci = {
141 .name = "ehci",
142 .version_id = 2,
143 .minimum_version_id = 1,
6e3d652a 144 .fields = (VMStateField[]) {
0bf96f94
GH
145 VMSTATE_PCI_DEVICE(pcidev, EHCIPCIState),
146 VMSTATE_STRUCT(ehci, EHCIPCIState, 2, vmstate_ehci, EHCIState),
9d153047 147 VMSTATE_END_OF_LIST()
0bf96f94
GH
148 }
149};
150
151static void ehci_class_init(ObjectClass *klass, void *data)
152{
153 DeviceClass *dc = DEVICE_CLASS(klass);
154 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
155
9af21dbe 156 k->realize = usb_ehci_pci_realize;
96e14926 157 k->exit = usb_ehci_pci_exit;
0bf96f94 158 k->class_id = PCI_CLASS_SERIAL_USB;
55903f1d 159 k->config_write = usb_ehci_pci_write_config;
9d153047 160 dc->vmsd = &vmstate_ehci_pci;
0bf96f94 161 dc->props = ehci_pci_properties;
4e289b1b 162 dc->reset = usb_ehci_pci_reset;
0bf96f94
GH
163}
164
5aa3ca9f
AF
165static const TypeInfo ehci_pci_type_info = {
166 .name = TYPE_PCI_EHCI,
167 .parent = TYPE_PCI_DEVICE,
168 .instance_size = sizeof(EHCIPCIState),
d4614cc3 169 .instance_init = usb_ehci_pci_init,
d710e1e7 170 .instance_finalize = usb_ehci_pci_finalize,
5aa3ca9f
AF
171 .abstract = true,
172 .class_init = ehci_class_init,
fd3b02c8
EH
173 .interfaces = (InterfaceInfo[]) {
174 { INTERFACE_CONVENTIONAL_PCI_DEVICE },
175 { },
176 },
5aa3ca9f
AF
177};
178
179static void ehci_data_class_init(ObjectClass *klass, void *data)
180{
181 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
125ee0ed 182 DeviceClass *dc = DEVICE_CLASS(klass);
5aa3ca9f
AF
183 EHCIPCIInfo *i = data;
184
185 k->vendor_id = i->vendor_id;
186 k->device_id = i->device_id;
187 k->revision = i->revision;
125ee0ed 188 set_bit(DEVICE_CATEGORY_USB, dc->categories);
ec56214f
GH
189 if (i->companion) {
190 dc->hotpluggable = false;
191 }
5aa3ca9f
AF
192}
193
df013187
GH
194static struct EHCIPCIInfo ehci_pci_info[] = {
195 {
196 .name = "usb-ehci",
197 .vendor_id = PCI_VENDOR_ID_INTEL,
198 .device_id = PCI_DEVICE_ID_INTEL_82801D, /* ich4 */
199 .revision = 0x10,
200 },{
ba07630c 201 .name = "ich9-usb-ehci1", /* 00:1d.7 */
df013187
GH
202 .vendor_id = PCI_VENDOR_ID_INTEL,
203 .device_id = PCI_DEVICE_ID_INTEL_82801I_EHCI1,
204 .revision = 0x03,
ec56214f 205 .companion = true,
ba07630c
GH
206 },{
207 .name = "ich9-usb-ehci2", /* 00:1a.7 */
208 .vendor_id = PCI_VENDOR_ID_INTEL,
209 .device_id = PCI_DEVICE_ID_INTEL_82801I_EHCI2,
210 .revision = 0x03,
ec56214f 211 .companion = true,
df013187 212 }
0bf96f94
GH
213};
214
215static void ehci_pci_register_types(void)
216{
df013187 217 TypeInfo ehci_type_info = {
5aa3ca9f
AF
218 .parent = TYPE_PCI_EHCI,
219 .class_init = ehci_data_class_init,
df013187
GH
220 };
221 int i;
222
5aa3ca9f
AF
223 type_register_static(&ehci_pci_type_info);
224
df013187
GH
225 for (i = 0; i < ARRAY_SIZE(ehci_pci_info); i++) {
226 ehci_type_info.name = ehci_pci_info[i].name;
227 ehci_type_info.class_data = ehci_pci_info + i;
228 type_register(&ehci_type_info);
229 }
0bf96f94
GH
230}
231
232type_init(ehci_pci_register_types)
This page took 0.385272 seconds and 4 git commands to generate.