]>
Commit | Line | Data |
---|---|---|
d19893da FB |
1 | /* |
2 | * Host code generation | |
5fafdf24 | 3 | * |
d19893da FB |
4 | * Copyright (c) 2003 Fabrice Bellard |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
9 | * version 2 of the License, or (at your option) any later version. | |
10 | * | |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
17 | * License along with this library; if not, write to the Free Software | |
fad6cb1a | 18 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA 02110-1301 USA |
d19893da FB |
19 | */ |
20 | #include <stdarg.h> | |
21 | #include <stdlib.h> | |
22 | #include <stdio.h> | |
23 | #include <string.h> | |
24 | #include <inttypes.h> | |
25 | ||
26 | #include "config.h" | |
2054396a | 27 | |
af5ad107 | 28 | #define NO_CPU_IO_DEFS |
d3eead2e FB |
29 | #include "cpu.h" |
30 | #include "exec-all.h" | |
d19893da | 31 | #include "disas.h" |
57fec1fe | 32 | #include "tcg.h" |
d19893da | 33 | |
57fec1fe FB |
34 | /* code generation context */ |
35 | TCGContext tcg_ctx; | |
d19893da | 36 | |
d19893da | 37 | uint16_t gen_opc_buf[OPC_BUF_SIZE]; |
57fec1fe | 38 | TCGArg gen_opparam_buf[OPPARAM_BUF_SIZE]; |
c4687878 FB |
39 | |
40 | target_ulong gen_opc_pc[OPC_BUF_SIZE]; | |
2e70f6ef | 41 | uint16_t gen_opc_icount[OPC_BUF_SIZE]; |
d19893da | 42 | uint8_t gen_opc_instr_start[OPC_BUF_SIZE]; |
f76af4b3 FB |
43 | #if defined(TARGET_I386) |
44 | uint8_t gen_opc_cc_op[OPC_BUF_SIZE]; | |
e95c8d51 | 45 | #elif defined(TARGET_SPARC) |
c4687878 | 46 | target_ulong gen_opc_npc[OPC_BUF_SIZE]; |
c3278b7b | 47 | target_ulong gen_opc_jump_pc[2]; |
823029f9 | 48 | #elif defined(TARGET_MIPS) || defined(TARGET_SH4) |
30d6cb84 | 49 | uint32_t gen_opc_hflags[OPC_BUF_SIZE]; |
f76af4b3 | 50 | #endif |
d19893da | 51 | |
57fec1fe | 52 | /* XXX: suppress that */ |
d07bde88 BS |
53 | unsigned long code_gen_max_block_size(void) |
54 | { | |
55 | static unsigned long max; | |
56 | ||
57 | if (max == 0) { | |
a208e54a | 58 | max = TCG_MAX_OP_SIZE; |
d07bde88 | 59 | #define DEF(s, n, copy_size) max = copy_size > max? copy_size : max; |
57fec1fe | 60 | #include "tcg-opc.h" |
d07bde88 BS |
61 | #undef DEF |
62 | max *= OPC_MAX_SIZE; | |
63 | } | |
64 | ||
65 | return max; | |
66 | } | |
67 | ||
57fec1fe FB |
68 | void cpu_gen_init(void) |
69 | { | |
70 | tcg_context_init(&tcg_ctx); | |
71 | tcg_set_frame(&tcg_ctx, TCG_AREG0, offsetof(CPUState, temp_buf), | |
a20e31dc | 72 | CPU_TEMP_BUF_NLONGS * sizeof(long)); |
57fec1fe FB |
73 | } |
74 | ||
d19893da | 75 | /* return non zero if the very first instruction is invalid so that |
5fafdf24 | 76 | the virtual CPU can trigger an exception. |
d19893da FB |
77 | |
78 | '*gen_code_size_ptr' contains the size of the generated code (host | |
79 | code). | |
80 | */ | |
d07bde88 | 81 | int cpu_gen_code(CPUState *env, TranslationBlock *tb, int *gen_code_size_ptr) |
d19893da | 82 | { |
57fec1fe | 83 | TCGContext *s = &tcg_ctx; |
d19893da FB |
84 | uint8_t *gen_code_buf; |
85 | int gen_code_size; | |
57fec1fe FB |
86 | #ifdef CONFIG_PROFILER |
87 | int64_t ti; | |
88 | #endif | |
89 | ||
90 | #ifdef CONFIG_PROFILER | |
b67d9a52 FB |
91 | s->tb_count1++; /* includes aborted translations because of |
92 | exceptions */ | |
57fec1fe FB |
93 | ti = profile_getclock(); |
94 | #endif | |
95 | tcg_func_start(s); | |
d19893da | 96 | |
2cfc5f17 TS |
97 | gen_intermediate_code(env, tb); |
98 | ||
ec6338ba | 99 | /* generate machine code */ |
57fec1fe | 100 | gen_code_buf = tb->tc_ptr; |
ec6338ba FB |
101 | tb->tb_next_offset[0] = 0xffff; |
102 | tb->tb_next_offset[1] = 0xffff; | |
57fec1fe | 103 | s->tb_next_offset = tb->tb_next_offset; |
4cbb86e1 | 104 | #ifdef USE_DIRECT_JUMP |
57fec1fe FB |
105 | s->tb_jmp_offset = tb->tb_jmp_offset; |
106 | s->tb_next = NULL; | |
ec6338ba | 107 | /* the following two entries are optional (only used for string ops) */ |
57fec1fe | 108 | /* XXX: not used ? */ |
ec6338ba FB |
109 | tb->tb_jmp_offset[2] = 0xffff; |
110 | tb->tb_jmp_offset[3] = 0xffff; | |
d19893da | 111 | #else |
57fec1fe FB |
112 | s->tb_jmp_offset = NULL; |
113 | s->tb_next = tb->tb_next; | |
d19893da | 114 | #endif |
57fec1fe FB |
115 | |
116 | #ifdef CONFIG_PROFILER | |
b67d9a52 FB |
117 | s->tb_count++; |
118 | s->interm_time += profile_getclock() - ti; | |
119 | s->code_time -= profile_getclock(); | |
57fec1fe | 120 | #endif |
54604f74 | 121 | gen_code_size = tcg_gen_code(s, gen_code_buf); |
d19893da | 122 | *gen_code_size_ptr = gen_code_size; |
57fec1fe | 123 | #ifdef CONFIG_PROFILER |
b67d9a52 FB |
124 | s->code_time += profile_getclock(); |
125 | s->code_in_len += tb->size; | |
126 | s->code_out_len += gen_code_size; | |
57fec1fe FB |
127 | #endif |
128 | ||
d19893da | 129 | #ifdef DEBUG_DISAS |
8fec2b8c | 130 | if (qemu_loglevel_mask(CPU_LOG_TB_OUT_ASM)) { |
93fcfe39 AL |
131 | qemu_log("OUT: [size=%d]\n", *gen_code_size_ptr); |
132 | log_disas(tb->tc_ptr, *gen_code_size_ptr); | |
133 | qemu_log("\n"); | |
31b1a7b4 | 134 | qemu_log_flush(); |
d19893da FB |
135 | } |
136 | #endif | |
137 | return 0; | |
138 | } | |
139 | ||
5fafdf24 | 140 | /* The cpu state corresponding to 'searched_pc' is restored. |
d19893da | 141 | */ |
5fafdf24 | 142 | int cpu_restore_state(TranslationBlock *tb, |
58fe2f10 FB |
143 | CPUState *env, unsigned long searched_pc, |
144 | void *puc) | |
d19893da | 145 | { |
57fec1fe FB |
146 | TCGContext *s = &tcg_ctx; |
147 | int j; | |
d19893da | 148 | unsigned long tc_ptr; |
57fec1fe FB |
149 | #ifdef CONFIG_PROFILER |
150 | int64_t ti; | |
151 | #endif | |
152 | ||
153 | #ifdef CONFIG_PROFILER | |
154 | ti = profile_getclock(); | |
155 | #endif | |
156 | tcg_func_start(s); | |
d19893da | 157 | |
2cfc5f17 | 158 | gen_intermediate_code_pc(env, tb); |
3b46e624 | 159 | |
2e70f6ef PB |
160 | if (use_icount) { |
161 | /* Reset the cycle counter to the start of the block. */ | |
162 | env->icount_decr.u16.low += tb->icount; | |
163 | /* Clear the IO flag. */ | |
164 | env->can_do_io = 0; | |
165 | } | |
166 | ||
d19893da FB |
167 | /* find opc index corresponding to search_pc */ |
168 | tc_ptr = (unsigned long)tb->tc_ptr; | |
169 | if (searched_pc < tc_ptr) | |
170 | return -1; | |
57fec1fe FB |
171 | |
172 | s->tb_next_offset = tb->tb_next_offset; | |
173 | #ifdef USE_DIRECT_JUMP | |
174 | s->tb_jmp_offset = tb->tb_jmp_offset; | |
175 | s->tb_next = NULL; | |
176 | #else | |
177 | s->tb_jmp_offset = NULL; | |
178 | s->tb_next = tb->tb_next; | |
179 | #endif | |
54604f74 | 180 | j = tcg_gen_code_search_pc(s, (uint8_t *)tc_ptr, searched_pc - tc_ptr); |
57fec1fe FB |
181 | if (j < 0) |
182 | return -1; | |
d19893da FB |
183 | /* now find start of instruction before */ |
184 | while (gen_opc_instr_start[j] == 0) | |
185 | j--; | |
2e70f6ef | 186 | env->icount_decr.u16.low -= gen_opc_icount[j]; |
3b46e624 | 187 | |
d2856f1a | 188 | gen_pc_load(env, tb, searched_pc, j, puc); |
57fec1fe FB |
189 | |
190 | #ifdef CONFIG_PROFILER | |
b67d9a52 FB |
191 | s->restore_time += profile_getclock() - ti; |
192 | s->restore_count++; | |
57fec1fe | 193 | #endif |
d19893da FB |
194 | return 0; |
195 | } |