]>
Commit | Line | Data |
---|---|---|
4d5c29ca SW |
1 | /* |
2 | * Generic device-tree-driven paravirt PPC e500 platform | |
3 | * | |
4 | * Copyright 2012 Freescale Semiconductor, Inc. | |
5 | * | |
6 | * This is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | */ | |
11 | ||
0d75590d | 12 | #include "qemu/osdep.h" |
ab3dd749 | 13 | #include "qemu/units.h" |
4d5c29ca SW |
14 | #include "qemu-common.h" |
15 | #include "e500.h" | |
50d01d24 | 16 | #include "hw/net/fsl_etsec/etsec.h" |
7948b4b0 | 17 | #include "hw/boards.h" |
9c17d615 | 18 | #include "sysemu/device_tree.h" |
77ac58dd | 19 | #include "sysemu/kvm.h" |
0bd1909d | 20 | #include "hw/sysbus.h" |
9c17d615 | 21 | #include "hw/pci/pci.h" |
0d09e41a | 22 | #include "hw/ppc/openpic.h" |
3b961124 | 23 | #include "kvm_ppc.h" |
4d5c29ca | 24 | |
03f04809 | 25 | static void e500plat_fixup_devtree(void *fdt) |
4d5c29ca SW |
26 | { |
27 | const char model[] = "QEMU ppce500"; | |
28 | const char compatible[] = "fsl,qemu-e500"; | |
29 | ||
5a4348d1 PC |
30 | qemu_fdt_setprop(fdt, "/", "model", model, sizeof(model)); |
31 | qemu_fdt_setprop(fdt, "/", "compatible", compatible, | |
32 | sizeof(compatible)); | |
4d5c29ca SW |
33 | } |
34 | ||
3ef96221 | 35 | static void e500plat_init(MachineState *machine) |
4d5c29ca | 36 | { |
03f04809 | 37 | PPCE500MachineClass *pmc = PPCE500_MACHINE_GET_CLASS(machine); |
3b961124 SY |
38 | /* Older KVM versions don't support EPR which breaks guests when we announce |
39 | MPIC variants that support EPR. Revert to an older one for those */ | |
40 | if (kvm_enabled() && !kvmppc_has_cap_epr()) { | |
03f04809 | 41 | pmc->mpic_version = OPENPIC_MODEL_FSL_MPIC_20; |
3b961124 SY |
42 | } |
43 | ||
03f04809 | 44 | ppce500_init(machine); |
4d5c29ca SW |
45 | } |
46 | ||
a3fc8396 IM |
47 | static void e500plat_machine_device_plug_cb(HotplugHandler *hotplug_dev, |
48 | DeviceState *dev, Error **errp) | |
49 | { | |
50 | PPCE500MachineState *pms = PPCE500_MACHINE(hotplug_dev); | |
51 | ||
52 | if (pms->pbus_dev) { | |
53 | if (object_dynamic_cast(OBJECT(dev), TYPE_SYS_BUS_DEVICE)) { | |
54 | platform_bus_link_device(pms->pbus_dev, SYS_BUS_DEVICE(dev)); | |
55 | } | |
56 | } | |
57 | } | |
58 | ||
59 | static | |
60 | HotplugHandler *e500plat_machine_get_hotpug_handler(MachineState *machine, | |
61 | DeviceState *dev) | |
62 | { | |
63 | if (object_dynamic_cast(OBJECT(dev), TYPE_SYS_BUS_DEVICE)) { | |
64 | return HOTPLUG_HANDLER(machine); | |
65 | } | |
66 | ||
67 | return NULL; | |
68 | } | |
69 | ||
03f04809 IM |
70 | #define TYPE_E500PLAT_MACHINE MACHINE_TYPE_NAME("ppce500") |
71 | ||
72 | static void e500plat_machine_class_init(ObjectClass *oc, void *data) | |
4d5c29ca | 73 | { |
03f04809 | 74 | PPCE500MachineClass *pmc = PPCE500_MACHINE_CLASS(oc); |
a3fc8396 | 75 | HotplugHandlerClass *hc = HOTPLUG_HANDLER_CLASS(oc); |
03f04809 IM |
76 | MachineClass *mc = MACHINE_CLASS(oc); |
77 | ||
debbdc00 | 78 | assert(!mc->get_hotplug_handler); |
a3fc8396 IM |
79 | mc->get_hotplug_handler = e500plat_machine_get_hotpug_handler; |
80 | hc->plug = e500plat_machine_device_plug_cb; | |
81 | ||
03f04809 IM |
82 | pmc->pci_first_slot = 0x1; |
83 | pmc->pci_nr_slots = PCI_SLOT_MAX - 1; | |
84 | pmc->fixup_devtree = e500plat_fixup_devtree; | |
85 | pmc->mpic_version = OPENPIC_MODEL_FSL_MPIC_42; | |
86 | pmc->has_mpc8xxx_gpio = true; | |
87 | pmc->has_platform_bus = true; | |
88 | pmc->platform_bus_base = 0xf00000000ULL; | |
ab3dd749 | 89 | pmc->platform_bus_size = 128 * MiB; |
03f04809 IM |
90 | pmc->platform_bus_first_irq = 5; |
91 | pmc->platform_bus_num_irqs = 10; | |
92 | pmc->ccsrbar_base = 0xFE0000000ULL; | |
93 | pmc->pci_pio_base = 0xFE1000000ULL; | |
94 | pmc->pci_mmio_base = 0xC00000000ULL; | |
95 | pmc->pci_mmio_bus_base = 0xE0000000ULL; | |
96 | pmc->spin_base = 0xFEF000000ULL; | |
97 | ||
e264d29d EH |
98 | mc->desc = "generic paravirt e500 platform"; |
99 | mc->init = e500plat_init; | |
100 | mc->max_cpus = 32; | |
59e816fd | 101 | mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("e500v2_v30"); |
03f04809 IM |
102 | machine_class_allow_dynamic_sysbus_dev(mc, TYPE_ETSEC_COMMON); |
103 | } | |
104 | ||
105 | static const TypeInfo e500plat_info = { | |
106 | .name = TYPE_E500PLAT_MACHINE, | |
107 | .parent = TYPE_PPCE500_MACHINE, | |
108 | .class_init = e500plat_machine_class_init, | |
a3fc8396 IM |
109 | .interfaces = (InterfaceInfo[]) { |
110 | { TYPE_HOTPLUG_HANDLER }, | |
111 | { } | |
112 | } | |
03f04809 | 113 | }; |
4d5c29ca | 114 | |
03f04809 IM |
115 | static void e500plat_register_types(void) |
116 | { | |
117 | type_register_static(&e500plat_info); | |
118 | } | |
119 | type_init(e500plat_register_types) |