]>
Commit | Line | Data |
---|---|---|
b92e5a22 FB |
1 | /* |
2 | * Software MMU support | |
5fafdf24 | 3 | * |
efbf29b6 BS |
4 | * Generate inline load/store functions for one MMU mode and data |
5 | * size. | |
6 | * | |
7 | * Generate a store function as well as signed and unsigned loads. For | |
8 | * 32 and 64 bit cases, also generate floating point functions with | |
9 | * the same size. | |
10 | * | |
11 | * Not used directly but included from softmmu_exec.h and exec-all.h. | |
12 | * | |
b92e5a22 FB |
13 | * Copyright (c) 2003 Fabrice Bellard |
14 | * | |
15 | * This library is free software; you can redistribute it and/or | |
16 | * modify it under the terms of the GNU Lesser General Public | |
17 | * License as published by the Free Software Foundation; either | |
18 | * version 2 of the License, or (at your option) any later version. | |
19 | * | |
20 | * This library is distributed in the hope that it will be useful, | |
21 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
22 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
23 | * Lesser General Public License for more details. | |
24 | * | |
25 | * You should have received a copy of the GNU Lesser General Public | |
8167ee88 | 26 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. |
b92e5a22 FB |
27 | */ |
28 | #if DATA_SIZE == 8 | |
29 | #define SUFFIX q | |
61382a50 | 30 | #define USUFFIX q |
b92e5a22 FB |
31 | #define DATA_TYPE uint64_t |
32 | #elif DATA_SIZE == 4 | |
33 | #define SUFFIX l | |
61382a50 | 34 | #define USUFFIX l |
b92e5a22 FB |
35 | #define DATA_TYPE uint32_t |
36 | #elif DATA_SIZE == 2 | |
37 | #define SUFFIX w | |
61382a50 | 38 | #define USUFFIX uw |
b92e5a22 FB |
39 | #define DATA_TYPE uint16_t |
40 | #define DATA_STYPE int16_t | |
41 | #elif DATA_SIZE == 1 | |
42 | #define SUFFIX b | |
61382a50 | 43 | #define USUFFIX ub |
b92e5a22 FB |
44 | #define DATA_TYPE uint8_t |
45 | #define DATA_STYPE int8_t | |
46 | #else | |
47 | #error unsupported data size | |
48 | #endif | |
49 | ||
6ebbf390 | 50 | #if ACCESS_TYPE < (NB_MMU_MODES) |
61382a50 | 51 | |
6ebbf390 | 52 | #define CPU_MMU_INDEX ACCESS_TYPE |
61382a50 FB |
53 | #define MMUSUFFIX _mmu |
54 | ||
6ebbf390 | 55 | #elif ACCESS_TYPE == (NB_MMU_MODES) |
61382a50 | 56 | |
6ebbf390 | 57 | #define CPU_MMU_INDEX (cpu_mmu_index(env)) |
61382a50 FB |
58 | #define MMUSUFFIX _mmu |
59 | ||
6ebbf390 | 60 | #elif ACCESS_TYPE == (NB_MMU_MODES + 1) |
61382a50 | 61 | |
6ebbf390 | 62 | #define CPU_MMU_INDEX (cpu_mmu_index(env)) |
61382a50 FB |
63 | #define MMUSUFFIX _cmmu |
64 | ||
b92e5a22 | 65 | #else |
61382a50 | 66 | #error invalid ACCESS_TYPE |
b92e5a22 FB |
67 | #endif |
68 | ||
69 | #if DATA_SIZE == 8 | |
70 | #define RES_TYPE uint64_t | |
71 | #else | |
c086b783 | 72 | #define RES_TYPE uint32_t |
b92e5a22 FB |
73 | #endif |
74 | ||
6ebbf390 | 75 | #if ACCESS_TYPE == (NB_MMU_MODES + 1) |
84b7b8e7 FB |
76 | #define ADDR_READ addr_code |
77 | #else | |
78 | #define ADDR_READ addr_read | |
79 | #endif | |
b92e5a22 | 80 | |
e141ab52 BS |
81 | #ifndef CONFIG_TCG_PASS_AREG0 |
82 | #define ENV_PARAM | |
83 | #define ENV_VAR | |
84 | #define CPU_PREFIX | |
85 | #define HELPER_PREFIX __ | |
86 | #else | |
87 | #define ENV_PARAM CPUArchState *env, | |
88 | #define ENV_VAR env, | |
89 | #define CPU_PREFIX cpu_ | |
90 | #define HELPER_PREFIX helper_ | |
91 | #endif | |
92 | ||
e16c53fa FB |
93 | /* generic load/store macros */ |
94 | ||
e141ab52 BS |
95 | static inline RES_TYPE |
96 | glue(glue(glue(CPU_PREFIX, ld), USUFFIX), MEMSUFFIX)(ENV_PARAM | |
97 | target_ulong ptr) | |
b92e5a22 | 98 | { |
4d7a0880 | 99 | int page_index; |
b92e5a22 | 100 | RES_TYPE res; |
c27004ec | 101 | target_ulong addr; |
6ebbf390 | 102 | int mmu_idx; |
61382a50 | 103 | |
c27004ec | 104 | addr = ptr; |
4d7a0880 | 105 | page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1); |
6ebbf390 | 106 | mmu_idx = CPU_MMU_INDEX; |
551bd27f TS |
107 | if (unlikely(env->tlb_table[mmu_idx][page_index].ADDR_READ != |
108 | (addr & (TARGET_PAGE_MASK | (DATA_SIZE - 1))))) { | |
e141ab52 BS |
109 | res = glue(glue(glue(HELPER_PREFIX, ld), SUFFIX), MMUSUFFIX)(ENV_VAR |
110 | addr, | |
111 | mmu_idx); | |
b92e5a22 | 112 | } else { |
23ddbf08 | 113 | uintptr_t hostaddr = addr + env->tlb_table[mmu_idx][page_index].addend; |
b065927a | 114 | res = glue(glue(ld, USUFFIX), _raw)(hostaddr); |
b92e5a22 FB |
115 | } |
116 | return res; | |
117 | } | |
118 | ||
119 | #if DATA_SIZE <= 2 | |
e141ab52 BS |
120 | static inline int |
121 | glue(glue(glue(CPU_PREFIX, lds), SUFFIX), MEMSUFFIX)(ENV_PARAM | |
122 | target_ulong ptr) | |
b92e5a22 | 123 | { |
4d7a0880 | 124 | int res, page_index; |
c27004ec | 125 | target_ulong addr; |
6ebbf390 | 126 | int mmu_idx; |
61382a50 | 127 | |
c27004ec | 128 | addr = ptr; |
4d7a0880 | 129 | page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1); |
6ebbf390 | 130 | mmu_idx = CPU_MMU_INDEX; |
551bd27f TS |
131 | if (unlikely(env->tlb_table[mmu_idx][page_index].ADDR_READ != |
132 | (addr & (TARGET_PAGE_MASK | (DATA_SIZE - 1))))) { | |
e141ab52 BS |
133 | res = (DATA_STYPE)glue(glue(glue(HELPER_PREFIX, ld), SUFFIX), |
134 | MMUSUFFIX)(ENV_VAR addr, mmu_idx); | |
b92e5a22 | 135 | } else { |
23ddbf08 | 136 | uintptr_t hostaddr = addr + env->tlb_table[mmu_idx][page_index].addend; |
b065927a | 137 | res = glue(glue(lds, SUFFIX), _raw)(hostaddr); |
b92e5a22 FB |
138 | } |
139 | return res; | |
140 | } | |
141 | #endif | |
142 | ||
6ebbf390 | 143 | #if ACCESS_TYPE != (NB_MMU_MODES + 1) |
84b7b8e7 | 144 | |
e16c53fa FB |
145 | /* generic store macro */ |
146 | ||
e141ab52 BS |
147 | static inline void |
148 | glue(glue(glue(CPU_PREFIX, st), SUFFIX), MEMSUFFIX)(ENV_PARAM target_ulong ptr, | |
149 | RES_TYPE v) | |
b92e5a22 | 150 | { |
4d7a0880 | 151 | int page_index; |
c27004ec | 152 | target_ulong addr; |
6ebbf390 | 153 | int mmu_idx; |
61382a50 | 154 | |
c27004ec | 155 | addr = ptr; |
4d7a0880 | 156 | page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1); |
6ebbf390 | 157 | mmu_idx = CPU_MMU_INDEX; |
551bd27f TS |
158 | if (unlikely(env->tlb_table[mmu_idx][page_index].addr_write != |
159 | (addr & (TARGET_PAGE_MASK | (DATA_SIZE - 1))))) { | |
e141ab52 BS |
160 | glue(glue(glue(HELPER_PREFIX, st), SUFFIX), MMUSUFFIX)(ENV_VAR addr, v, |
161 | mmu_idx); | |
b92e5a22 | 162 | } else { |
23ddbf08 | 163 | uintptr_t hostaddr = addr + env->tlb_table[mmu_idx][page_index].addend; |
b065927a | 164 | glue(glue(st, SUFFIX), _raw)(hostaddr, v); |
b92e5a22 FB |
165 | } |
166 | } | |
167 | ||
6ebbf390 | 168 | #endif /* ACCESS_TYPE != (NB_MMU_MODES + 1) */ |
84b7b8e7 | 169 | |
6ebbf390 | 170 | #if ACCESS_TYPE != (NB_MMU_MODES + 1) |
e16c53fa | 171 | |
2d603d22 | 172 | #if DATA_SIZE == 8 |
e141ab52 BS |
173 | static inline float64 glue(glue(CPU_PREFIX, ldfq), MEMSUFFIX)(ENV_PARAM |
174 | target_ulong ptr) | |
2d603d22 FB |
175 | { |
176 | union { | |
3f87bf69 | 177 | float64 d; |
2d603d22 FB |
178 | uint64_t i; |
179 | } u; | |
e141ab52 | 180 | u.i = glue(glue(CPU_PREFIX, ldq), MEMSUFFIX)(ENV_VAR ptr); |
2d603d22 FB |
181 | return u.d; |
182 | } | |
183 | ||
e141ab52 BS |
184 | static inline void glue(glue(CPU_PREFIX, stfq), MEMSUFFIX)(ENV_PARAM |
185 | target_ulong ptr, | |
186 | float64 v) | |
2d603d22 FB |
187 | { |
188 | union { | |
3f87bf69 | 189 | float64 d; |
2d603d22 FB |
190 | uint64_t i; |
191 | } u; | |
192 | u.d = v; | |
e141ab52 | 193 | glue(glue(CPU_PREFIX, stq), MEMSUFFIX)(ENV_VAR ptr, u.i); |
2d603d22 FB |
194 | } |
195 | #endif /* DATA_SIZE == 8 */ | |
196 | ||
197 | #if DATA_SIZE == 4 | |
e141ab52 BS |
198 | static inline float32 glue(glue(CPU_PREFIX, ldfl), MEMSUFFIX)(ENV_PARAM |
199 | target_ulong ptr) | |
2d603d22 FB |
200 | { |
201 | union { | |
3f87bf69 | 202 | float32 f; |
2d603d22 FB |
203 | uint32_t i; |
204 | } u; | |
e141ab52 | 205 | u.i = glue(glue(CPU_PREFIX, ldl), MEMSUFFIX)(ENV_VAR ptr); |
2d603d22 FB |
206 | return u.f; |
207 | } | |
208 | ||
e141ab52 BS |
209 | static inline void glue(glue(CPU_PREFIX, stfl), MEMSUFFIX)(ENV_PARAM |
210 | target_ulong ptr, | |
211 | float32 v) | |
2d603d22 FB |
212 | { |
213 | union { | |
3f87bf69 | 214 | float32 f; |
2d603d22 FB |
215 | uint32_t i; |
216 | } u; | |
217 | u.f = v; | |
e141ab52 | 218 | glue(glue(CPU_PREFIX, stl), MEMSUFFIX)(ENV_VAR ptr, u.i); |
2d603d22 FB |
219 | } |
220 | #endif /* DATA_SIZE == 4 */ | |
221 | ||
6ebbf390 | 222 | #endif /* ACCESS_TYPE != (NB_MMU_MODES + 1) */ |
84b7b8e7 | 223 | |
b92e5a22 FB |
224 | #undef RES_TYPE |
225 | #undef DATA_TYPE | |
226 | #undef DATA_STYPE | |
227 | #undef SUFFIX | |
61382a50 | 228 | #undef USUFFIX |
b92e5a22 | 229 | #undef DATA_SIZE |
6ebbf390 | 230 | #undef CPU_MMU_INDEX |
61382a50 | 231 | #undef MMUSUFFIX |
84b7b8e7 | 232 | #undef ADDR_READ |
e141ab52 BS |
233 | #undef ENV_PARAM |
234 | #undef ENV_VAR | |
235 | #undef CPU_PREFIX | |
236 | #undef HELPER_PREFIX |