]>
Commit | Line | Data |
---|---|---|
a19cbfb3 GH |
1 | #include "qemu-common.h" |
2 | ||
3 | #include "console.h" | |
4 | #include "hw.h" | |
5 | #include "pci.h" | |
6 | #include "vga_int.h" | |
691f5c7b | 7 | #include "qemu-thread.h" |
a19cbfb3 GH |
8 | |
9 | #include "ui/qemu-spice.h" | |
10 | #include "ui/spice-display.h" | |
11 | ||
12 | enum qxl_mode { | |
13 | QXL_MODE_UNDEFINED, | |
14 | QXL_MODE_VGA, | |
15 | QXL_MODE_COMPAT, /* spice 0.4.x */ | |
16 | QXL_MODE_NATIVE, | |
17 | }; | |
18 | ||
6f2b175a GH |
19 | #ifndef QXL_VRAM64_RANGE_INDEX |
20 | #define QXL_VRAM64_RANGE_INDEX 4 | |
21 | #endif | |
22 | ||
5ff4e36c AL |
23 | #define QXL_UNDEFINED_IO UINT32_MAX |
24 | ||
81fb6f15 AL |
25 | #define QXL_NUM_DIRTY_RECTS 64 |
26 | ||
a19cbfb3 GH |
27 | typedef struct PCIQXLDevice { |
28 | PCIDevice pci; | |
29 | SimpleSpiceDisplay ssd; | |
30 | int id; | |
31 | uint32_t debug; | |
32 | uint32_t guestdebug; | |
33 | uint32_t cmdlog; | |
087e6a42 AL |
34 | |
35 | uint32_t guest_bug; | |
36 | ||
a19cbfb3 GH |
37 | enum qxl_mode mode; |
38 | uint32_t cmdflags; | |
39 | int generation; | |
40 | uint32_t revision; | |
41 | ||
42 | int32_t num_memslots; | |
43 | int32_t num_surfaces; | |
44 | ||
5ff4e36c AL |
45 | uint32_t current_async; |
46 | QemuMutex async_lock; | |
47 | ||
a19cbfb3 GH |
48 | struct guest_slots { |
49 | QXLMemSlot slot; | |
50 | void *ptr; | |
51 | uint64_t size; | |
52 | uint64_t delta; | |
53 | uint32_t active; | |
54 | } guest_slots[NUM_MEMSLOTS]; | |
55 | ||
56 | struct guest_primary { | |
57 | QXLSurfaceCreate surface; | |
58 | uint32_t commands; | |
59 | uint32_t resized; | |
0e2487bd GH |
60 | int32_t qxl_stride; |
61 | uint32_t abs_stride; | |
a19cbfb3 GH |
62 | uint32_t bits_pp; |
63 | uint32_t bytes_pp; | |
4c19ebb5 | 64 | uint8_t *data; |
a19cbfb3 GH |
65 | } guest_primary; |
66 | ||
67 | struct surfaces { | |
68 | QXLPHYSICAL cmds[NUM_SURFACES]; | |
69 | uint32_t count; | |
70 | uint32_t max; | |
71 | } guest_surfaces; | |
72 | QXLPHYSICAL guest_cursor; | |
73 | ||
020af1c4 AL |
74 | QXLPHYSICAL guest_monitors_config; |
75 | ||
14898cf6 GH |
76 | QemuMutex track_lock; |
77 | ||
a19cbfb3 | 78 | /* thread signaling */ |
691f5c7b | 79 | QemuThread main; |
a19cbfb3 GH |
80 | int pipe[2]; |
81 | ||
82 | /* ram pci bar */ | |
83 | QXLRam *ram; | |
84 | VGACommonState vga; | |
85 | uint32_t num_free_res; | |
86 | QXLReleaseInfo *last_release; | |
87 | uint32_t last_release_offset; | |
88 | uint32_t oom_running; | |
13d1fd44 | 89 | uint32_t vgamem_size; |
a19cbfb3 GH |
90 | |
91 | /* rom pci bar */ | |
92 | QXLRom shadow_rom; | |
93 | QXLRom *rom; | |
94 | QXLModes *modes; | |
95 | uint32_t rom_size; | |
b1950430 | 96 | MemoryRegion rom_bar; |
a19cbfb3 GH |
97 | |
98 | /* vram pci bar */ | |
99 | uint32_t vram_size; | |
b1950430 | 100 | MemoryRegion vram_bar; |
6f2b175a GH |
101 | uint32_t vram32_size; |
102 | MemoryRegion vram32_bar; | |
a19cbfb3 GH |
103 | |
104 | /* io bar */ | |
b1950430 | 105 | MemoryRegion io_bar; |
017438ee GH |
106 | |
107 | /* user-friendly properties (in megabytes) */ | |
108 | uint32_t ram_size_mb; | |
109 | uint32_t vram_size_mb; | |
6f2b175a | 110 | uint32_t vram32_size_mb; |
13d1fd44 | 111 | uint32_t vgamem_size_mb; |
81fb6f15 AL |
112 | |
113 | /* qxl_render_update state */ | |
114 | int render_update_cookie_num; | |
115 | int num_dirty_rects; | |
116 | QXLRect dirty[QXL_NUM_DIRTY_RECTS]; | |
117 | QEMUBH *update_area_bh; | |
a19cbfb3 GH |
118 | } PCIQXLDevice; |
119 | ||
120 | #define PANIC_ON(x) if ((x)) { \ | |
121 | printf("%s: PANIC %s failed\n", __FUNCTION__, #x); \ | |
2bce0400 | 122 | abort(); \ |
a19cbfb3 GH |
123 | } |
124 | ||
125 | #define dprint(_qxl, _level, _fmt, ...) \ | |
126 | do { \ | |
127 | if (_qxl->debug >= _level) { \ | |
128 | fprintf(stderr, "qxl-%d: ", _qxl->id); \ | |
129 | fprintf(stderr, _fmt, ## __VA_ARGS__); \ | |
130 | } \ | |
131 | } while (0) | |
132 | ||
020af1c4 AL |
133 | #if 0 |
134 | /* spice-server 0.12 is still in development */ | |
135 | #define QXL_DEFAULT_REVISION QXL_REVISION_STABLE_V12 | |
136 | #else | |
9197a7c8 | 137 | #define QXL_DEFAULT_REVISION QXL_REVISION_STABLE_V10 |
020af1c4 | 138 | #endif |
9197a7c8 | 139 | |
a19cbfb3 GH |
140 | /* qxl.c */ |
141 | void *qxl_phys2virt(PCIQXLDevice *qxl, QXLPHYSICAL phys, int group_id); | |
0a530548 AL |
142 | void qxl_set_guest_bug(PCIQXLDevice *qxl, const char *msg, ...) |
143 | GCC_FMT_ATTR(2, 3); | |
a19cbfb3 | 144 | |
aee32bf3 GH |
145 | void qxl_spice_update_area(PCIQXLDevice *qxl, uint32_t surface_id, |
146 | struct QXLRect *area, struct QXLRect *dirty_rects, | |
147 | uint32_t num_dirty_rects, | |
5ff4e36c | 148 | uint32_t clear_dirty_region, |
2e1a98c9 | 149 | qxl_async_io async, QXLCookie *cookie); |
aee32bf3 GH |
150 | void qxl_spice_loadvm_commands(PCIQXLDevice *qxl, struct QXLCommandExt *ext, |
151 | uint32_t count); | |
152 | void qxl_spice_oom(PCIQXLDevice *qxl); | |
153 | void qxl_spice_reset_memslots(PCIQXLDevice *qxl); | |
aee32bf3 GH |
154 | void qxl_spice_reset_image_cache(PCIQXLDevice *qxl); |
155 | void qxl_spice_reset_cursor(PCIQXLDevice *qxl); | |
156 | ||
a19cbfb3 | 157 | /* qxl-logger.c */ |
fae2afb1 AL |
158 | int qxl_log_cmd_cursor(PCIQXLDevice *qxl, QXLCursorCmd *cmd, int group_id); |
159 | int qxl_log_command(PCIQXLDevice *qxl, const char *ring, QXLCommandExt *ext); | |
a19cbfb3 GH |
160 | |
161 | /* qxl-render.c */ | |
162 | void qxl_render_resize(PCIQXLDevice *qxl); | |
163 | void qxl_render_update(PCIQXLDevice *qxl); | |
fae2afb1 | 164 | int qxl_render_cursor(PCIQXLDevice *qxl, QXLCommandExt *ext); |
81fb6f15 AL |
165 | void qxl_render_update_area_done(PCIQXLDevice *qxl, QXLCookie *cookie); |
166 | void qxl_render_update_area_bh(void *opaque); |