]>
Commit | Line | Data |
---|---|---|
ee0cc541 LMR |
1 | /* |
2 | * QEMU x86 ISA testdev | |
3 | * | |
4 | * Copyright (c) 2012 Avi Kivity, Gerd Hoffmann, Marcelo Tosatti | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
24 | ||
25 | /* | |
26 | * This device is used to test KVM features specific to the x86 port, such | |
27 | * as emulation, power management, interrupt routing, among others. It's meant | |
28 | * to be used like: | |
29 | * | |
30 | * qemu-system-x86_64 -device pc-testdev -serial stdio \ | |
31 | * -device isa-debug-exit,iobase=0xf4,iosize=0x4 \ | |
32 | * -kernel /home/lmr/Code/virt-test.git/kvm/unittests/msr.flat | |
33 | * | |
34 | * Where msr.flat is one of the KVM unittests, present on a separate repo, | |
35 | * git://git.kernel.org/pub/scm/virt/kvm/kvm-unit-tests.git | |
36 | */ | |
37 | ||
549db5c3 SW |
38 | #include "config-host.h" |
39 | #if defined(CONFIG_POSIX) | |
ee0cc541 | 40 | #include <sys/mman.h> |
549db5c3 | 41 | #endif |
83c9f4ca PB |
42 | #include "hw/hw.h" |
43 | #include "hw/qdev.h" | |
0d09e41a | 44 | #include "hw/isa/isa.h" |
ee0cc541 LMR |
45 | |
46 | #define IOMEM_LEN 0x10000 | |
47 | ||
48 | typedef struct PCTestdev { | |
49 | ISADevice parent_obj; | |
50 | ||
51 | MemoryRegion ioport; | |
52 | MemoryRegion flush; | |
53 | MemoryRegion irq; | |
54 | MemoryRegion iomem; | |
55 | uint32_t ioport_data; | |
56 | char iomem_buf[IOMEM_LEN]; | |
57 | } PCTestdev; | |
58 | ||
59 | #define TYPE_TESTDEV "pc-testdev" | |
60 | #define TESTDEV(obj) \ | |
00e4d0db | 61 | OBJECT_CHECK(PCTestdev, (obj), TYPE_TESTDEV) |
ee0cc541 LMR |
62 | |
63 | static void test_irq_line(void *opaque, hwaddr addr, uint64_t data, | |
64 | unsigned len) | |
65 | { | |
00e4d0db GH |
66 | PCTestdev *dev = opaque; |
67 | ISADevice *isa = ISA_DEVICE(dev); | |
ee0cc541 LMR |
68 | |
69 | qemu_set_irq(isa_get_irq(isa, addr), !!data); | |
70 | } | |
71 | ||
72 | static const MemoryRegionOps test_irq_ops = { | |
73 | .write = test_irq_line, | |
74 | .valid.min_access_size = 1, | |
75 | .valid.max_access_size = 1, | |
76 | .endianness = DEVICE_LITTLE_ENDIAN, | |
77 | }; | |
78 | ||
79 | static void test_ioport_write(void *opaque, hwaddr addr, uint64_t data, | |
80 | unsigned len) | |
81 | { | |
00e4d0db | 82 | PCTestdev *dev = opaque; |
ee0cc541 LMR |
83 | dev->ioport_data = data; |
84 | } | |
85 | ||
86 | static uint64_t test_ioport_read(void *opaque, hwaddr addr, unsigned len) | |
87 | { | |
00e4d0db | 88 | PCTestdev *dev = opaque; |
ee0cc541 LMR |
89 | return dev->ioport_data; |
90 | } | |
91 | ||
92 | static const MemoryRegionOps test_ioport_ops = { | |
93 | .read = test_ioport_read, | |
94 | .write = test_ioport_write, | |
95 | .endianness = DEVICE_LITTLE_ENDIAN, | |
96 | }; | |
97 | ||
98 | static void test_flush_page(void *opaque, hwaddr addr, uint64_t data, | |
99 | unsigned len) | |
100 | { | |
101 | hwaddr page = 4096; | |
102 | void *a = cpu_physical_memory_map(data & ~0xffful, &page, 0); | |
103 | ||
104 | /* We might not be able to get the full page, only mprotect what we actually | |
105 | have mapped */ | |
549db5c3 | 106 | #if defined(CONFIG_POSIX) |
ee0cc541 LMR |
107 | mprotect(a, page, PROT_NONE); |
108 | mprotect(a, page, PROT_READ|PROT_WRITE); | |
549db5c3 | 109 | #endif |
ee0cc541 LMR |
110 | cpu_physical_memory_unmap(a, page, 0, 0); |
111 | } | |
112 | ||
113 | static const MemoryRegionOps test_flush_ops = { | |
114 | .write = test_flush_page, | |
115 | .valid.min_access_size = 4, | |
116 | .valid.max_access_size = 4, | |
117 | .endianness = DEVICE_LITTLE_ENDIAN, | |
118 | }; | |
119 | ||
120 | static uint64_t test_iomem_read(void *opaque, hwaddr addr, unsigned len) | |
121 | { | |
00e4d0db | 122 | PCTestdev *dev = opaque; |
ee0cc541 LMR |
123 | uint64_t ret = 0; |
124 | memcpy(&ret, &dev->iomem_buf[addr], len); | |
125 | ret = le64_to_cpu(ret); | |
126 | ||
127 | return ret; | |
128 | } | |
129 | ||
130 | static void test_iomem_write(void *opaque, hwaddr addr, uint64_t val, | |
131 | unsigned len) | |
132 | { | |
00e4d0db | 133 | PCTestdev *dev = opaque; |
ee0cc541 LMR |
134 | val = cpu_to_le64(val); |
135 | memcpy(&dev->iomem_buf[addr], &val, len); | |
136 | dev->iomem_buf[addr] = val; | |
137 | } | |
138 | ||
139 | static const MemoryRegionOps test_iomem_ops = { | |
140 | .read = test_iomem_read, | |
141 | .write = test_iomem_write, | |
142 | .endianness = DEVICE_LITTLE_ENDIAN, | |
143 | }; | |
144 | ||
db895a1e | 145 | static void testdev_realizefn(DeviceState *d, Error **errp) |
ee0cc541 | 146 | { |
db895a1e AF |
147 | ISADevice *isa = ISA_DEVICE(d); |
148 | PCTestdev *dev = TESTDEV(d); | |
ee0cc541 LMR |
149 | MemoryRegion *mem = isa_address_space(isa); |
150 | MemoryRegion *io = isa_address_space_io(isa); | |
151 | ||
2c9b15ca | 152 | memory_region_init_io(&dev->ioport, NULL, &test_ioport_ops, dev, |
ee0cc541 | 153 | "pc-testdev-ioport", 4); |
2c9b15ca | 154 | memory_region_init_io(&dev->flush, NULL, &test_flush_ops, dev, |
ee0cc541 | 155 | "pc-testdev-flush-page", 4); |
2c9b15ca | 156 | memory_region_init_io(&dev->irq, NULL, &test_irq_ops, dev, |
ee0cc541 | 157 | "pc-testdev-irq-line", 24); |
2c9b15ca | 158 | memory_region_init_io(&dev->iomem, NULL, &test_iomem_ops, dev, |
ee0cc541 LMR |
159 | "pc-testdev-iomem", IOMEM_LEN); |
160 | ||
161 | memory_region_add_subregion(io, 0xe0, &dev->ioport); | |
162 | memory_region_add_subregion(io, 0xe4, &dev->flush); | |
163 | memory_region_add_subregion(io, 0x2000, &dev->irq); | |
164 | memory_region_add_subregion(mem, 0xff000000, &dev->iomem); | |
ee0cc541 LMR |
165 | } |
166 | ||
167 | static void testdev_class_init(ObjectClass *klass, void *data) | |
168 | { | |
db895a1e | 169 | DeviceClass *dc = DEVICE_CLASS(klass); |
ee0cc541 | 170 | |
db895a1e | 171 | dc->realize = testdev_realizefn; |
ee0cc541 LMR |
172 | } |
173 | ||
8c43a6f0 | 174 | static const TypeInfo testdev_info = { |
ee0cc541 LMR |
175 | .name = TYPE_TESTDEV, |
176 | .parent = TYPE_ISA_DEVICE, | |
00e4d0db | 177 | .instance_size = sizeof(PCTestdev), |
ee0cc541 LMR |
178 | .class_init = testdev_class_init, |
179 | }; | |
180 | ||
181 | static void testdev_register_types(void) | |
182 | { | |
183 | type_register_static(&testdev_info); | |
184 | } | |
185 | ||
186 | type_init(testdev_register_types) |