]>
Commit | Line | Data |
---|---|---|
e1c6bbab BS |
1 | /* |
2 | * QEMU DEC 21154 PCI bridge | |
3 | * | |
4 | * Copyright (c) 2006-2007 Fabrice Bellard | |
5 | * Copyright (c) 2007 Jocelyn Mayer | |
6 | * | |
7 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
8 | * of this software and associated documentation files (the "Software"), to deal | |
9 | * in the Software without restriction, including without limitation the rights | |
10 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
11 | * copies of the Software, and to permit persons to whom the Software is | |
12 | * furnished to do so, subject to the following conditions: | |
13 | * | |
14 | * The above copyright notice and this permission notice shall be included in | |
15 | * all copies or substantial portions of the Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
22 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
23 | * THE SOFTWARE. | |
24 | */ | |
25 | ||
d55380bb | 26 | #include "dec_pci.h" |
e1c6bbab BS |
27 | #include "sysbus.h" |
28 | #include "pci.h" | |
29 | #include "pci_host.h" | |
783753fd | 30 | #include "pci_bridge.h" |
68f79994 | 31 | #include "pci_internals.h" |
e1c6bbab BS |
32 | |
33 | /* debug DEC */ | |
34 | //#define DEBUG_DEC | |
35 | ||
36 | #ifdef DEBUG_DEC | |
37 | #define DEC_DPRINTF(fmt, ...) \ | |
38 | do { printf("DEC: " fmt , ## __VA_ARGS__); } while (0) | |
39 | #else | |
40 | #define DEC_DPRINTF(fmt, ...) | |
41 | #endif | |
42 | ||
43 | typedef struct DECState { | |
44 | SysBusDevice busdev; | |
45 | PCIHostState host_state; | |
46 | } DECState; | |
47 | ||
d55380bb BS |
48 | static int dec_map_irq(PCIDevice *pci_dev, int irq_num) |
49 | { | |
50 | return irq_num; | |
51 | } | |
52 | ||
40021f08 AL |
53 | static void dec_21154_pci_bridge_class_init(ObjectClass *klass, void *data) |
54 | { | |
39bffca2 | 55 | DeviceClass *dc = DEVICE_CLASS(klass); |
40021f08 AL |
56 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); |
57 | ||
58 | k->init = pci_bridge_initfn; | |
59 | k->exit = pci_bridge_exitfn; | |
60 | k->vendor_id = PCI_VENDOR_ID_DEC; | |
61 | k->device_id = PCI_DEVICE_ID_DEC_21154; | |
62 | k->config_write = pci_bridge_write_config; | |
63 | k->is_bridge = 1; | |
39bffca2 AL |
64 | dc->desc = "DEC 21154 PCI-PCI bridge"; |
65 | dc->reset = pci_bridge_reset; | |
66 | dc->vmsd = &vmstate_pci_device; | |
40021f08 AL |
67 | } |
68 | ||
39bffca2 AL |
69 | static TypeInfo dec_21154_pci_bridge_info = { |
70 | .name = "dec-21154-p2p-bridge", | |
71 | .parent = TYPE_PCI_DEVICE, | |
72 | .instance_size = sizeof(PCIBridge), | |
73 | .class_init = dec_21154_pci_bridge_class_init, | |
68f79994 IY |
74 | }; |
75 | ||
76 | PCIBus *pci_dec_21154_init(PCIBus *parent_bus, int devfn) | |
77 | { | |
78 | PCIDevice *dev; | |
79 | PCIBridge *br; | |
d55380bb | 80 | |
68f79994 IY |
81 | dev = pci_create_multifunction(parent_bus, devfn, false, |
82 | "dec-21154-p2p-bridge"); | |
83 | br = DO_UPCAST(PCIBridge, dev, dev); | |
84 | pci_bridge_map_irq(br, "DEC 21154 PCI-PCI bridge", dec_map_irq); | |
85 | qdev_init_nofail(&dev->qdev); | |
86 | return pci_bridge_get_sec_bus(br); | |
d55380bb BS |
87 | } |
88 | ||
999e12bb | 89 | static int pci_dec_21154_device_init(SysBusDevice *dev) |
e1c6bbab BS |
90 | { |
91 | DECState *s; | |
e1c6bbab BS |
92 | |
93 | s = FROM_SYSBUS(DECState, dev); | |
94 | ||
d0ed8076 AK |
95 | memory_region_init_io(&s->host_state.conf_mem, &pci_host_conf_le_ops, |
96 | &s->host_state, "pci-conf-idx", 0x1000); | |
97 | memory_region_init_io(&s->host_state.data_mem, &pci_host_data_le_ops, | |
98 | &s->host_state, "pci-data-idx", 0x1000); | |
750ecd44 AK |
99 | sysbus_init_mmio(dev, &s->host_state.conf_mem); |
100 | sysbus_init_mmio(dev, &s->host_state.data_mem); | |
e1c6bbab BS |
101 | return 0; |
102 | } | |
103 | ||
104 | static int dec_21154_pci_host_init(PCIDevice *d) | |
105 | { | |
106 | /* PCI2PCI bridge same values as PearPC - check this */ | |
e1c6bbab BS |
107 | return 0; |
108 | } | |
109 | ||
40021f08 AL |
110 | static void dec_21154_pci_host_class_init(ObjectClass *klass, void *data) |
111 | { | |
112 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); | |
113 | ||
114 | k->init = dec_21154_pci_host_init; | |
115 | k->vendor_id = PCI_VENDOR_ID_DEC; | |
116 | k->device_id = PCI_DEVICE_ID_DEC_21154; | |
117 | k->revision = 0x02; | |
118 | k->class_id = PCI_CLASS_BRIDGE_PCI; | |
119 | k->is_bridge = 1; | |
120 | } | |
121 | ||
39bffca2 AL |
122 | static TypeInfo dec_21154_pci_host_info = { |
123 | .name = "dec-21154", | |
124 | .parent = TYPE_PCI_DEVICE, | |
125 | .instance_size = sizeof(PCIDevice), | |
126 | .class_init = dec_21154_pci_host_class_init, | |
e1c6bbab BS |
127 | }; |
128 | ||
999e12bb | 129 | static void pci_dec_21154_device_class_init(ObjectClass *klass, void *data) |
e1c6bbab | 130 | { |
999e12bb AL |
131 | SysBusDeviceClass *sdc = SYS_BUS_DEVICE_CLASS(klass); |
132 | ||
133 | sdc->init = pci_dec_21154_device_init; | |
134 | } | |
135 | ||
39bffca2 AL |
136 | static TypeInfo pci_dec_21154_device_info = { |
137 | .name = "dec-21154-sysbus", | |
138 | .parent = TYPE_SYS_BUS_DEVICE, | |
139 | .instance_size = sizeof(DECState), | |
140 | .class_init = pci_dec_21154_device_class_init, | |
999e12bb | 141 | }; |
40021f08 | 142 | |
83f7d43a | 143 | static void dec_register_types(void) |
999e12bb | 144 | { |
39bffca2 AL |
145 | type_register_static(&pci_dec_21154_device_info); |
146 | type_register_static(&dec_21154_pci_host_info); | |
147 | type_register_static(&dec_21154_pci_bridge_info); | |
e1c6bbab BS |
148 | } |
149 | ||
83f7d43a | 150 | type_init(dec_register_types) |