[qemu.git] / hw / ppc / ppc_booke.c

/*
 * QEMU PowerPC Booke hardware System Emulator
 *
 * Copyright (c) 2011 AdaCore
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
#include "hw/hw.h"
#include "hw/ppc/ppc.h"
#include "qemu/timer.h"
#include "sysemu/sysemu.h"
#include "hw/timer/m48t59.h"
#include "qemu/log.h"
#include "hw/loader.h"
#include "kvm_ppc.h"


/* Timer Control Register */

#define TCR_WP_SHIFT  30        /* Watchdog Timer Period */
#define TCR_WP_MASK   (0x3U << TCR_WP_SHIFT)
#define TCR_WRC_SHIFT 28        /* Watchdog Timer Reset Control */
#define TCR_WRC_MASK  (0x3U << TCR_WRC_SHIFT)
#define TCR_WIE       (1U << 27) /* Watchdog Timer Interrupt Enable */
#define TCR_DIE       (1U << 26) /* Decrementer Interrupt Enable */
#define TCR_FP_SHIFT  24        /* Fixed-Interval Timer Period */
#define TCR_FP_MASK   (0x3U << TCR_FP_SHIFT)
#define TCR_FIE       (1U << 23) /* Fixed-Interval Timer Interrupt Enable */
#define TCR_ARE       (1U << 22) /* Auto-Reload Enable */

/* Timer Control Register (e500 specific fields) */

#define TCR_E500_FPEXT_SHIFT 13 /* Fixed-Interval Timer Period Extension */
#define TCR_E500_FPEXT_MASK  (0xf << TCR_E500_FPEXT_SHIFT)
#define TCR_E500_WPEXT_SHIFT 17 /* Watchdog Timer Period Extension */
#define TCR_E500_WPEXT_MASK  (0xf << TCR_E500_WPEXT_SHIFT)

/* Timer Status Register  */

#define TSR_FIS       (1U << 26) /* Fixed-Interval Timer Interrupt Status */
#define TSR_DIS       (1U << 27) /* Decrementer Interrupt Status */
#define TSR_WRS_SHIFT 28        /* Watchdog Timer Reset Status */
#define TSR_WRS_MASK  (0x3U << TSR_WRS_SHIFT)
#define TSR_WIS       (1U << 30) /* Watchdog Timer Interrupt Status */
#define TSR_ENW       (1U << 31) /* Enable Next Watchdog Timer */

typedef struct booke_timer_t booke_timer_t;
struct booke_timer_t {

    uint64_t fit_next;
    QEMUTimer *fit_timer;

    uint64_t wdt_next;
    QEMUTimer *wdt_timer;

    uint32_t flags;
};

static void booke_update_irq(PowerPCCPU *cpu)
{
    CPUPPCState *env = &cpu->env;

    ppc_set_irq(cpu, PPC_INTERRUPT_DECR,
                (env->spr[SPR_BOOKE_TSR] & TSR_DIS
                 && env->spr[SPR_BOOKE_TCR] & TCR_DIE));

    ppc_set_irq(cpu, PPC_INTERRUPT_WDT,
                (env->spr[SPR_BOOKE_TSR] & TSR_WIS
                 && env->spr[SPR_BOOKE_TCR] & TCR_WIE));

    ppc_set_irq(cpu, PPC_INTERRUPT_FIT,
                (env->spr[SPR_BOOKE_TSR] & TSR_FIS
                 && env->spr[SPR_BOOKE_TCR] & TCR_FIE));
}

/* Return the location of the bit of time base at which the FIT will raise an
   interrupt */
static uint8_t booke_get_fit_target(CPUPPCState *env, ppc_tb_t *tb_env)
{
    uint8_t fp = (env->spr[SPR_BOOKE_TCR] & TCR_FP_MASK) >> TCR_FP_SHIFT;

    if (tb_env->flags & PPC_TIMER_E500) {
        /* e500 Fixed-interval timer period extension */
        uint32_t fpext = (env->spr[SPR_BOOKE_TCR] & TCR_E500_FPEXT_MASK)
            >> TCR_E500_FPEXT_SHIFT;
        fp = 63 - (fp | fpext << 2);
    } else {
        fp = env->fit_period[fp];
    }

    return fp;
}

/* Return the location of the bit of time base at which the WDT will raise an
   interrupt */
static uint8_t booke_get_wdt_target(CPUPPCState *env, ppc_tb_t *tb_env)
{
    uint8_t wp = (env->spr[SPR_BOOKE_TCR] & TCR_WP_MASK) >> TCR_WP_SHIFT;

    if (tb_env->flags & PPC_TIMER_E500) {
        /* e500 Watchdog timer period extension */
        uint32_t wpext = (env->spr[SPR_BOOKE_TCR] & TCR_E500_WPEXT_MASK)
            >> TCR_E500_WPEXT_SHIFT;
        wp = 63 - (wp | wpext << 2);
    } else {
        wp = env->wdt_period[wp];
    }

    return wp;
}

static void booke_update_fixed_timer(CPUPPCState         *env,
                                     uint8_t           target_bit,
                                     uint64_t          *next,
                                     QEMUTimer         *timer,
                                     int               tsr_bit)
{
    ppc_tb_t *tb_env = env->tb_env;
    uint64_t delta_tick, ticks = 0;
    uint64_t tb;
    uint64_t period;
    uint64_t now;

    if (!(env->spr[SPR_BOOKE_TSR] & tsr_bit)) {
        /*
         * Don't arm the timer again when the guest has the current
         * interrupt still pending. Wait for it to ack it.
         */
        return;
    }

    now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
    tb  = cpu_ppc_get_tb(tb_env, now, tb_env->tb_offset);
    period = 1ULL << target_bit;
    delta_tick = period - (tb & (period - 1));

    /* the timer triggers only when the selected bit toggles from 0 to 1 */
    if (tb & period) {
        ticks = period;
    }

    if (ticks + delta_tick < ticks) {
        /* Overflow, so assume the biggest number we can express. */
        ticks = UINT64_MAX;
    } else {
        ticks += delta_tick;
    }

    *next = now + muldiv64(ticks, get_ticks_per_sec(), tb_env->tb_freq);
    if ((*next < now) || (*next > INT64_MAX)) {
        /* Overflow, so assume the biggest number the qemu timer supports. */
        *next = INT64_MAX;
    }

    /* XXX: If expire time is now. We can't run the callback because we don't
     * have access to it. So we just set the timer one nanosecond later.
     */

    if (*next == now) {
        (*next)++;
    } else {
        /*
         * There's no point to fake any granularity that's more fine grained
         * than milliseconds. Anything beyond that just overloads the system.
         */
        *next = MAX(*next, now + SCALE_MS);
    }

    /* Fire the next timer */
    timer_mod(timer, *next);
}

static void booke_decr_cb(void *opaque)
{
    PowerPCCPU *cpu = opaque;
    CPUPPCState *env = &cpu->env;

    env->spr[SPR_BOOKE_TSR] |= TSR_DIS;
    booke_update_irq(cpu);

    if (env->spr[SPR_BOOKE_TCR] & TCR_ARE) {
        /* Auto Reload */
        cpu_ppc_store_decr(env, env->spr[SPR_BOOKE_DECAR]);
    }
}

static void booke_fit_cb(void *opaque)
{
    PowerPCCPU *cpu = opaque;
    CPUPPCState *env = &cpu->env;
    ppc_tb_t *tb_env;
    booke_timer_t *booke_timer;

    tb_env = env->tb_env;
    booke_timer = tb_env->opaque;
    env->spr[SPR_BOOKE_TSR] |= TSR_FIS;

    booke_update_irq(cpu);

    booke_update_fixed_timer(env,
                             booke_get_fit_target(env, tb_env),
                             &booke_timer->fit_next,
                             booke_timer->fit_timer,
                             TSR_FIS);
}

static void booke_wdt_cb(void *opaque)
{
    PowerPCCPU *cpu = opaque;
    CPUPPCState *env = &cpu->env;
    ppc_tb_t *tb_env;
    booke_timer_t *booke_timer;

    tb_env = env->tb_env;
    booke_timer = tb_env->opaque;

    /* TODO: There's lots of complicated stuff to do here */

    booke_update_irq(cpu);

    booke_update_fixed_timer(env,
                             booke_get_wdt_target(env, tb_env),
                             &booke_timer->wdt_next,
                             booke_timer->wdt_timer,
                             TSR_WIS);
}

void store_booke_tsr(CPUPPCState *env, target_ulong val)
{
    PowerPCCPU *cpu = ppc_env_get_cpu(env);
    ppc_tb_t *tb_env = env->tb_env;
    booke_timer_t *booke_timer = tb_env->opaque;

    env->spr[SPR_BOOKE_TSR] &= ~val;
    kvmppc_clear_tsr_bits(cpu, val);

    if (val & TSR_FIS) {
        booke_update_fixed_timer(env,
                                 booke_get_fit_target(env, tb_env),
                                 &booke_timer->fit_next,
                                 booke_timer->fit_timer,
                                 TSR_FIS);
    }

    if (val & TSR_WIS) {
        booke_update_fixed_timer(env,
                                 booke_get_wdt_target(env, tb_env),
                                 &booke_timer->wdt_next,
                                 booke_timer->wdt_timer,
                                 TSR_WIS);
    }

    booke_update_irq(cpu);
}

void store_booke_tcr(CPUPPCState *env, target_ulong val)
{
    PowerPCCPU *cpu = ppc_env_get_cpu(env);
    ppc_tb_t *tb_env = env->tb_env;
    booke_timer_t *booke_timer = tb_env->opaque;

    tb_env = env->tb_env;
    env->spr[SPR_BOOKE_TCR] = val;
    kvmppc_set_tcr(cpu);

    booke_update_irq(cpu);

    booke_update_fixed_timer(env,
                             booke_get_fit_target(env, tb_env),
                             &booke_timer->fit_next,
                             booke_timer->fit_timer,
                             TSR_FIS);

    booke_update_fixed_timer(env,
                             booke_get_wdt_target(env, tb_env),
                             &booke_timer->wdt_next,
                             booke_timer->wdt_timer,
                             TSR_WIS);
}

static void ppc_booke_timer_reset_handle(void *opaque)
{
    PowerPCCPU *cpu = opaque;
    CPUPPCState *env = &cpu->env;

    store_booke_tcr(env, 0);
    store_booke_tsr(env, -1);
}

/*
 * This function will be called whenever the CPU state changes.
 * CPU states are defined "typedef enum RunState".
 * Regarding timer, When CPU state changes to running after debug halt
 * or similar cases which takes time then in between final watchdog
 * expiry happenes. This will cause exit to QEMU and configured watchdog
 * action will be taken. To avoid this we always clear the watchdog state when
 * state changes to running.
 */
static void cpu_state_change_handler(void *opaque, int running, RunState state)
{
    PowerPCCPU *cpu = opaque;
    CPUPPCState *env = &cpu->env;

    if (!running) {
        return;
    }

    /*
     * Clear watchdog interrupt condition by clearing TSR.
     */
    store_booke_tsr(env, TSR_ENW | TSR_WIS | TSR_WRS_MASK);
}

void ppc_booke_timers_init(PowerPCCPU *cpu, uint32_t freq, uint32_t flags)
{
    ppc_tb_t *tb_env;
    booke_timer_t *booke_timer;
    int ret = 0;

    tb_env      = g_malloc0(sizeof(ppc_tb_t));
    booke_timer = g_malloc0(sizeof(booke_timer_t));

    cpu->env.tb_env = tb_env;
    tb_env->flags = flags | PPC_TIMER_BOOKE | PPC_DECR_ZERO_TRIGGERED;

    tb_env->tb_freq    = freq;
    tb_env->decr_freq  = freq;
    tb_env->opaque     = booke_timer;
    tb_env->decr_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, &booke_decr_cb, cpu);

    booke_timer->fit_timer =
        timer_new_ns(QEMU_CLOCK_VIRTUAL, &booke_fit_cb, cpu);
    booke_timer->wdt_timer =
        timer_new_ns(QEMU_CLOCK_VIRTUAL, &booke_wdt_cb, cpu);

    ret = kvmppc_booke_watchdog_enable(cpu);

    if (ret) {
        /* TODO: Start the QEMU emulated watchdog if not running on KVM.
         * Also start the QEMU emulated watchdog if KVM does not support
         * emulated watchdog or somehow it is not enabled (supported but
         * not enabled is though some bug and requires debugging :)).
         */
    }

    qemu_add_vm_change_state_handler(cpu_state_change_handler, cpu);

    qemu_register_reset(ppc_booke_timer_reset_handle, cpu);
}
Commit	Line	Data
ddd1055b FC	1	/*
	2	* QEMU PowerPC Booke hardware System Emulator
	3	*
	4	* Copyright (c) 2011 AdaCore
	5	*
	6	* Permission is hereby granted, free of charge, to any person obtaining a copy
	7	* of this software and associated documentation files (the "Software"), to deal
	8	* in the Software without restriction, including without limitation the rights
	9	* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
	10	* copies of the Software, and to permit persons to whom the Software is
	11	* furnished to do so, subject to the following conditions:
	12	*
	13	* The above copyright notice and this permission notice shall be included in
	14	* all copies or substantial portions of the Software.
	15	*
	16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	19	* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
	20	* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
	21	* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
	22	* THE SOFTWARE.
	23	*/
83c9f4ca	24	#include "hw/hw.h"
0d09e41a	25	#include "hw/ppc/ppc.h"
1de7afc9	26	#include "qemu/timer.h"
9c17d615	27	#include "sysemu/sysemu.h"
0d09e41a	28	#include "hw/timer/m48t59.h"
1de7afc9	29	#include "qemu/log.h"
83c9f4ca	30	#include "hw/loader.h"
31f2cb8f	31	#include "kvm_ppc.h"
ddd1055b FC	32
	33
	34	/* Timer Control Register */
	35
	36	#define TCR_WP_SHIFT 30 /* Watchdog Timer Period */
a1f7f97b	37	#define TCR_WP_MASK (0x3U << TCR_WP_SHIFT)
ddd1055b	38	#define TCR_WRC_SHIFT 28 /* Watchdog Timer Reset Control */
a1f7f97b PM	39	#define TCR_WRC_MASK (0x3U << TCR_WRC_SHIFT)
	40	#define TCR_WIE (1U << 27) /* Watchdog Timer Interrupt Enable */
	41	#define TCR_DIE (1U << 26) /* Decrementer Interrupt Enable */
ddd1055b	42	#define TCR_FP_SHIFT 24 /* Fixed-Interval Timer Period */
a1f7f97b PM	43	#define TCR_FP_MASK (0x3U << TCR_FP_SHIFT)
	44	#define TCR_FIE (1U << 23) /* Fixed-Interval Timer Interrupt Enable */
	45	#define TCR_ARE (1U << 22) /* Auto-Reload Enable */
ddd1055b FC	46
	47	/* Timer Control Register (e500 specific fields) */
	48
	49	#define TCR_E500_FPEXT_SHIFT 13 /* Fixed-Interval Timer Period Extension */
	50	#define TCR_E500_FPEXT_MASK (0xf << TCR_E500_FPEXT_SHIFT)
	51	#define TCR_E500_WPEXT_SHIFT 17 /* Watchdog Timer Period Extension */
	52	#define TCR_E500_WPEXT_MASK (0xf << TCR_E500_WPEXT_SHIFT)
	53
	54	/* Timer Status Register */
	55
a1f7f97b PM	56	#define TSR_FIS (1U << 26) /* Fixed-Interval Timer Interrupt Status */
a1f7f97b PM	57	#define TSR_DIS (1U << 27) /* Decrementer Interrupt Status */
ddd1055b	58	#define TSR_WRS_SHIFT 28 /* Watchdog Timer Reset Status */
a1f7f97b PM	59	#define TSR_WRS_MASK (0x3U << TSR_WRS_SHIFT)
	60	#define TSR_WIS (1U << 30) /* Watchdog Timer Interrupt Status */
	61	#define TSR_ENW (1U << 31) /* Enable Next Watchdog Timer */
ddd1055b FC	62
	63	typedef struct booke_timer_t booke_timer_t;
	64	struct booke_timer_t {
	65
	66	uint64_t fit_next;
1246b259	67	QEMUTimer *fit_timer;
ddd1055b FC	68
ddd1055b FC	69	uint64_t wdt_next;
1246b259	70	QEMUTimer *wdt_timer;
ddd1055b FC	71
	72	uint32_t flags;
	73	};
	74
7058581a	75	static void booke_update_irq(PowerPCCPU *cpu)
ddd1055b	76	{
7058581a AF	77	CPUPPCState *env = &cpu->env;
	78
	79	ppc_set_irq(cpu, PPC_INTERRUPT_DECR,
ddd1055b FC	80	(env->spr[SPR_BOOKE_TSR] & TSR_DIS
	81	&& env->spr[SPR_BOOKE_TCR] & TCR_DIE));
	82
7058581a	83	ppc_set_irq(cpu, PPC_INTERRUPT_WDT,
ddd1055b FC	84	(env->spr[SPR_BOOKE_TSR] & TSR_WIS
	85	&& env->spr[SPR_BOOKE_TCR] & TCR_WIE));
	86
7058581a	87	ppc_set_irq(cpu, PPC_INTERRUPT_FIT,
ddd1055b FC	88	(env->spr[SPR_BOOKE_TSR] & TSR_FIS
	89	&& env->spr[SPR_BOOKE_TCR] & TCR_FIE));
	90	}
	91
	92	/* Return the location of the bit of time base at which the FIT will raise an
	93	interrupt */
e2684c0b	94	static uint8_t booke_get_fit_target(CPUPPCState env, ppc_tb_t tb_env)
ddd1055b FC	95	{
	96	uint8_t fp = (env->spr[SPR_BOOKE_TCR] & TCR_FP_MASK) >> TCR_FP_SHIFT;
	97
	98	if (tb_env->flags & PPC_TIMER_E500) {
	99	/* e500 Fixed-interval timer period extension */
	100	uint32_t fpext = (env->spr[SPR_BOOKE_TCR] & TCR_E500_FPEXT_MASK)
	101	>> TCR_E500_FPEXT_SHIFT;
	102	fp = 63 - (fp \| fpext << 2);
	103	} else {
	104	fp = env->fit_period[fp];
	105	}
	106
	107	return fp;
	108	}
	109
	110	/* Return the location of the bit of time base at which the WDT will raise an
	111	interrupt */
e2684c0b	112	static uint8_t booke_get_wdt_target(CPUPPCState env, ppc_tb_t tb_env)
ddd1055b FC	113	{
	114	uint8_t wp = (env->spr[SPR_BOOKE_TCR] & TCR_WP_MASK) >> TCR_WP_SHIFT;
	115
	116	if (tb_env->flags & PPC_TIMER_E500) {
	117	/* e500 Watchdog timer period extension */
	118	uint32_t wpext = (env->spr[SPR_BOOKE_TCR] & TCR_E500_WPEXT_MASK)
	119	>> TCR_E500_WPEXT_SHIFT;
	120	wp = 63 - (wp \| wpext << 2);
	121	} else {
	122	wp = env->wdt_period[wp];
	123	}
	124
	125	return wp;
	126	}
	127
e2684c0b	128	static void booke_update_fixed_timer(CPUPPCState *env,
ddd1055b FC	129	uint8_t target_bit,
ddd1055b FC	130	uint64_t *next,
455df3f3 AG	131	QEMUTimer *timer,
455df3f3 AG	132	int tsr_bit)
ddd1055b FC	133	{
ddd1055b FC	134	ppc_tb_t *tb_env = env->tb_env;
ab8131af	135	uint64_t delta_tick, ticks = 0;
ddd1055b	136	uint64_t tb;
ab8131af	137	uint64_t period;
ddd1055b FC	138	uint64_t now;
ddd1055b FC	139
455df3f3 AG	140	if (!(env->spr[SPR_BOOKE_TSR] & tsr_bit)) {
	141	/*
	142	* Don't arm the timer again when the guest has the current
	143	* interrupt still pending. Wait for it to ack it.
	144	*/
	145	return;
	146	}
	147
bc72ad67	148	now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
ddd1055b	149	tb = cpu_ppc_get_tb(tb_env, now, tb_env->tb_offset);
ab8131af BB	150	period = 1ULL << target_bit;
ab8131af BB	151	delta_tick = period - (tb & (period - 1));
ddd1055b	152
ab8131af BB	153	/* the timer triggers only when the selected bit toggles from 0 to 1 */
	154	if (tb & period) {
	155	ticks = period;
	156	}
ddd1055b	157
ab8131af BB	158	if (ticks + delta_tick < ticks) {
	159	/* Overflow, so assume the biggest number we can express. */
	160	ticks = UINT64_MAX;
	161	} else {
	162	ticks += delta_tick;
	163	}
	164
	165	*next = now + muldiv64(ticks, get_ticks_per_sec(), tb_env->tb_freq);
	166	if ((next < now) \|\| (next > INT64_MAX)) {
	167	/* Overflow, so assume the biggest number the qemu timer supports. */
	168	*next = INT64_MAX;
	169	}
ddd1055b FC	170
	171	/* XXX: If expire time is now. We can't run the callback because we don't
	172	* have access to it. So we just set the timer one nanosecond later.
	173	*/
	174
	175	if (*next == now) {
	176	(*next)++;
84dc96e1 AG	177	} else {
	178	/*
	179	* There's no point to fake any granularity that's more fine grained
	180	* than milliseconds. Anything beyond that just overloads the system.
	181	*/
	182	next = MAX(next, now + SCALE_MS);
ddd1055b FC	183	}
ddd1055b FC	184
455df3f3	185	/* Fire the next timer */
bc72ad67	186	timer_mod(timer, *next);
ddd1055b FC	187	}
	188
	189	static void booke_decr_cb(void *opaque)
	190	{
ee0c98e6 AF	191	PowerPCCPU *cpu = opaque;
ee0c98e6 AF	192	CPUPPCState *env = &cpu->env;
ddd1055b	193
ddd1055b	194	env->spr[SPR_BOOKE_TSR] \|= TSR_DIS;
7058581a	195	booke_update_irq(cpu);
ddd1055b FC	196
	197	if (env->spr[SPR_BOOKE_TCR] & TCR_ARE) {
	198	/* Auto Reload */
	199	cpu_ppc_store_decr(env, env->spr[SPR_BOOKE_DECAR]);
	200	}
	201	}
	202
	203	static void booke_fit_cb(void *opaque)
	204	{
ee0c98e6 AF	205	PowerPCCPU *cpu = opaque;
ee0c98e6 AF	206	CPUPPCState *env = &cpu->env;
ddd1055b FC	207	ppc_tb_t *tb_env;
	208	booke_timer_t *booke_timer;
	209
ddd1055b FC	210	tb_env = env->tb_env;
	211	booke_timer = tb_env->opaque;
	212	env->spr[SPR_BOOKE_TSR] \|= TSR_FIS;
	213
7058581a	214	booke_update_irq(cpu);
ddd1055b FC	215
	216	booke_update_fixed_timer(env,
	217	booke_get_fit_target(env, tb_env),
	218	&booke_timer->fit_next,
455df3f3 AG	219	booke_timer->fit_timer,
455df3f3 AG	220	TSR_FIS);
ddd1055b FC	221	}
	222
	223	static void booke_wdt_cb(void *opaque)
	224	{
ee0c98e6 AF	225	PowerPCCPU *cpu = opaque;
ee0c98e6 AF	226	CPUPPCState *env = &cpu->env;
ddd1055b FC	227	ppc_tb_t *tb_env;
	228	booke_timer_t *booke_timer;
	229
ddd1055b FC	230	tb_env = env->tb_env;
	231	booke_timer = tb_env->opaque;
	232
	233	/* TODO: There's lots of complicated stuff to do here */
	234
7058581a	235	booke_update_irq(cpu);
ddd1055b FC	236
	237	booke_update_fixed_timer(env,
	238	booke_get_wdt_target(env, tb_env),
	239	&booke_timer->wdt_next,
455df3f3 AG	240	booke_timer->wdt_timer,
455df3f3 AG	241	TSR_WIS);
ddd1055b FC	242	}
ddd1055b FC	243
e2684c0b	244	void store_booke_tsr(CPUPPCState *env, target_ulong val)
ddd1055b	245	{
7058581a	246	PowerPCCPU *cpu = ppc_env_get_cpu(env);
455df3f3 AG	247	ppc_tb_t *tb_env = env->tb_env;
455df3f3 AG	248	booke_timer_t *booke_timer = tb_env->opaque;
7058581a	249
ddd1055b	250	env->spr[SPR_BOOKE_TSR] &= ~val;
31f2cb8f	251	kvmppc_clear_tsr_bits(cpu, val);
455df3f3 AG	252
	253	if (val & TSR_FIS) {
	254	booke_update_fixed_timer(env,
	255	booke_get_fit_target(env, tb_env),
	256	&booke_timer->fit_next,
	257	booke_timer->fit_timer,
	258	TSR_FIS);
	259	}
	260
	261	if (val & TSR_WIS) {
	262	booke_update_fixed_timer(env,
	263	booke_get_wdt_target(env, tb_env),
	264	&booke_timer->wdt_next,
	265	booke_timer->wdt_timer,
	266	TSR_WIS);
	267	}
	268
7058581a	269	booke_update_irq(cpu);
ddd1055b FC	270	}
ddd1055b FC	271
e2684c0b	272	void store_booke_tcr(CPUPPCState *env, target_ulong val)
ddd1055b	273	{
7058581a	274	PowerPCCPU *cpu = ppc_env_get_cpu(env);
ddd1055b FC	275	ppc_tb_t *tb_env = env->tb_env;
	276	booke_timer_t *booke_timer = tb_env->opaque;
	277
	278	tb_env = env->tb_env;
	279	env->spr[SPR_BOOKE_TCR] = val;
31f2cb8f	280	kvmppc_set_tcr(cpu);
ddd1055b	281
7058581a	282	booke_update_irq(cpu);
ddd1055b FC	283
	284	booke_update_fixed_timer(env,
	285	booke_get_fit_target(env, tb_env),
	286	&booke_timer->fit_next,
455df3f3 AG	287	booke_timer->fit_timer,
455df3f3 AG	288	TSR_FIS);
ddd1055b FC	289
	290	booke_update_fixed_timer(env,
	291	booke_get_wdt_target(env, tb_env),
	292	&booke_timer->wdt_next,
455df3f3 AG	293	booke_timer->wdt_timer,
455df3f3 AG	294	TSR_WIS);
ddd1055b FC	295	}
ddd1055b FC	296
88a78d90 BB	297	static void ppc_booke_timer_reset_handle(void *opaque)
	298	{
	299	PowerPCCPU *cpu = opaque;
	300	CPUPPCState *env = &cpu->env;
	301
31f2cb8f BB	302	store_booke_tcr(env, 0);
	303	store_booke_tsr(env, -1);
	304	}
88a78d90	305
31f2cb8f BB	306	/*
	307	* This function will be called whenever the CPU state changes.
	308	* CPU states are defined "typedef enum RunState".
	309	* Regarding timer, When CPU state changes to running after debug halt
	310	* or similar cases which takes time then in between final watchdog
	311	* expiry happenes. This will cause exit to QEMU and configured watchdog
	312	* action will be taken. To avoid this we always clear the watchdog state when
	313	* state changes to running.
	314	*/
	315	static void cpu_state_change_handler(void *opaque, int running, RunState state)
	316	{
	317	PowerPCCPU *cpu = opaque;
	318	CPUPPCState *env = &cpu->env;
	319
	320	if (!running) {
	321	return;
	322	}
	323
	324	/*
	325	* Clear watchdog interrupt condition by clearing TSR.
	326	*/
	327	store_booke_tsr(env, TSR_ENW \| TSR_WIS \| TSR_WRS_MASK);
88a78d90 BB	328	}
88a78d90 BB	329
a34a92b9	330	void ppc_booke_timers_init(PowerPCCPU *cpu, uint32_t freq, uint32_t flags)
ddd1055b FC	331	{
	332	ppc_tb_t *tb_env;
	333	booke_timer_t *booke_timer;
31f2cb8f	334	int ret = 0;
ddd1055b FC	335
	336	tb_env = g_malloc0(sizeof(ppc_tb_t));
	337	booke_timer = g_malloc0(sizeof(booke_timer_t));
	338
a34a92b9	339	cpu->env.tb_env = tb_env;
ddd1055b FC	340	tb_env->flags = flags \| PPC_TIMER_BOOKE \| PPC_DECR_ZERO_TRIGGERED;
	341
	342	tb_env->tb_freq = freq;
	343	tb_env->decr_freq = freq;
	344	tb_env->opaque = booke_timer;
bc72ad67	345	tb_env->decr_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, &booke_decr_cb, cpu);
ddd1055b FC	346
ddd1055b FC	347	booke_timer->fit_timer =
bc72ad67	348	timer_new_ns(QEMU_CLOCK_VIRTUAL, &booke_fit_cb, cpu);
ddd1055b	349	booke_timer->wdt_timer =
bc72ad67	350	timer_new_ns(QEMU_CLOCK_VIRTUAL, &booke_wdt_cb, cpu);
88a78d90	351
31f2cb8f BB	352	ret = kvmppc_booke_watchdog_enable(cpu);
	353
	354	if (ret) {
	355	/* TODO: Start the QEMU emulated watchdog if not running on KVM.
	356	* Also start the QEMU emulated watchdog if KVM does not support
	357	* emulated watchdog or somehow it is not enabled (supported but
	358	* not enabled is though some bug and requires debugging :)).
	359	*/
	360	}
	361
	362	qemu_add_vm_change_state_handler(cpu_state_change_handler, cpu);
	363
88a78d90	364	qemu_register_reset(ppc_booke_timer_reset_handle, cpu);
ddd1055b	365	}