]>
Commit | Line | Data |
---|---|---|
87ecb68b PB |
1 | #ifndef HW_MIPS_H |
2 | #define HW_MIPS_H | |
3 | /* Definitions for mips board emulation. */ | |
4 | ||
05b3274b JH |
5 | /* Kernels can be configured with 64KB pages */ |
6 | #define INITRD_PAGE_MASK (~((1 << 16) - 1)) | |
7 | ||
022c62cb | 8 | #include "exec/memory.h" |
c6017850 | 9 | |
87ecb68b | 10 | /* gt64xxx.c */ |
c2dd2a23 | 11 | PCIBus *gt64120_register(qemu_irq *pic); |
87ecb68b | 12 | |
d0f7453d HC |
13 | /* bonito.c */ |
14 | PCIBus *bonito_init(qemu_irq *pic); | |
15 | ||
4ce7ff6e | 16 | /* rc4030.c */ |
c6945b15 | 17 | typedef struct rc4030DMAState *rc4030_dma; |
a8170e5e | 18 | void rc4030_dma_memory_rw(void *opaque, hwaddr addr, uint8_t *buf, int len, int is_write); |
68238a9e AJ |
19 | void rc4030_dma_read(void *dma, uint8_t *buf, int len); |
20 | void rc4030_dma_write(void *dma, uint8_t *buf, int len); | |
21 | ||
22 | void *rc4030_init(qemu_irq timer, qemu_irq jazz_bus, | |
3054434d AK |
23 | qemu_irq **irqs, rc4030_dma **dmas, |
24 | MemoryRegion *sysmem); | |
4ce7ff6e | 25 | |
a65f56ee | 26 | /* dp8393x.c */ |
a8170e5e | 27 | void dp83932_init(NICInfo *nd, hwaddr base, int it_shift, |
024e5bb6 | 28 | MemoryRegion *address_space, |
a65f56ee | 29 | qemu_irq irq, void* mem_opaque, |
a8170e5e | 30 | void (*memory_rw)(void *opaque, hwaddr addr, uint8_t *buf, int len, int is_write)); |
a65f56ee | 31 | |
87ecb68b | 32 | #endif |