|
| _REG_ (TIMER_TIMEHW_OFFSET) io_wo_32 timehw |
|
| _REG_ (TIMER_TIMELW_OFFSET) io_wo_32 timelw |
|
| _REG_ (TIMER_TIMEHR_OFFSET) io_ro_32 timehr |
|
| _REG_ (TIMER_TIMELR_OFFSET) io_ro_32 timelr |
|
| _REG_ (TIMER_ALARM0_OFFSET) io_rw_32 alarm[4] |
|
| _REG_ (TIMER_ARMED_OFFSET) io_rw_32 armed |
|
| _REG_ (TIMER_TIMERAWH_OFFSET) io_ro_32 timerawh |
|
| _REG_ (TIMER_TIMERAWL_OFFSET) io_ro_32 timerawl |
|
| _REG_ (TIMER_DBGPAUSE_OFFSET) io_rw_32 dbgpause |
|
| _REG_ (TIMER_PAUSE_OFFSET) io_rw_32 pause |
|
| _REG_ (TIMER_INTR_OFFSET) io_rw_32 intr |
|
| _REG_ (TIMER_INTE_OFFSET) io_rw_32 inte |
|
| _REG_ (TIMER_INTF_OFFSET) io_rw_32 intf |
|
| _REG_ (TIMER_INTS_OFFSET) io_ro_32 ints |
|
| _REG_ (TIMER_TIMEHW_OFFSET) io_wo_32 timehw |
|
| _REG_ (TIMER_TIMELW_OFFSET) io_wo_32 timelw |
|
| _REG_ (TIMER_TIMEHR_OFFSET) io_ro_32 timehr |
|
| _REG_ (TIMER_TIMELR_OFFSET) io_ro_32 timelr |
|
| _REG_ (TIMER_ALARM0_OFFSET) io_rw_32 alarm[4] |
|
| _REG_ (TIMER_ARMED_OFFSET) io_rw_32 armed |
|
| _REG_ (TIMER_TIMERAWH_OFFSET) io_ro_32 timerawh |
|
| _REG_ (TIMER_TIMERAWL_OFFSET) io_ro_32 timerawl |
|
| _REG_ (TIMER_DBGPAUSE_OFFSET) io_rw_32 dbgpause |
|
| _REG_ (TIMER_PAUSE_OFFSET) io_rw_32 pause |
|
| _REG_ (TIMER_LOCKED_OFFSET) io_rw_32 locked |
|
| _REG_ (TIMER_SOURCE_OFFSET) io_rw_32 source |
|
| _REG_ (TIMER_INTR_OFFSET) io_rw_32 intr |
|
| _REG_ (TIMER_INTE_OFFSET) io_rw_32 inte |
|
| _REG_ (TIMER_INTF_OFFSET) io_rw_32 intf |
|
| _REG_ (TIMER_INTS_OFFSET) io_ro_32 ints |
|