]> Git Repo - linux.git/commit
x86/mce: Enable additional error logging on certain Intel CPUs
authorTony Luck <[email protected]>
Fri, 30 Oct 2020 19:04:00 +0000 (12:04 -0700)
committerBorislav Petkov <[email protected]>
Mon, 2 Nov 2020 10:15:59 +0000 (11:15 +0100)
commit68299a42f84288537ee3420c431ac0115ccb90b1
treea799950b549bf767c61be95bcc8f83275b86bd7e
parent633cdaf29ec4aae29868320adb3a4f1c5b8c0eac
x86/mce: Enable additional error logging on certain Intel CPUs

The Xeon versions of Sandy Bridge, Ivy Bridge and Haswell support an
optional additional error logging mode which is enabled by an MSR.

Previously, this mode was enabled from the mcelog(8) tool via /dev/cpu,
but userspace should not be poking at MSRs. So move the enabling into
the kernel.

 [ bp: Correct the explanation why this is done. ]

Suggested-by: Boris Petkov <[email protected]>
Signed-off-by: Tony Luck <[email protected]>
Signed-off-by: Borislav Petkov <[email protected]>
Link: https://lkml.kernel.org/r/[email protected]
arch/x86/include/asm/msr-index.h
arch/x86/kernel/cpu/mce/intel.c
This page took 0.049098 seconds and 4 git commands to generate.