]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /*====================================================================== |
2 | ||
3 | Device driver for the PCMCIA control functionality of StrongARM | |
4 | SA-1100 microprocessors. | |
5 | ||
6 | The contents of this file are subject to the Mozilla Public | |
7 | License Version 1.1 (the "License"); you may not use this file | |
8 | except in compliance with the License. You may obtain a copy of | |
9 | the License at http://www.mozilla.org/MPL/ | |
10 | ||
11 | Software distributed under the License is distributed on an "AS | |
12 | IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or | |
13 | implied. See the License for the specific language governing | |
14 | rights and limitations under the License. | |
15 | ||
16 | The initial developer of the original code is John G. Dorsey | |
17 | <[email protected]>. Portions created by John G. Dorsey are | |
18 | Copyright (C) 1999 John G. Dorsey. All Rights Reserved. | |
19 | ||
20 | Alternatively, the contents of this file may be used under the | |
21 | terms of the GNU Public License version 2 (the "GPL"), in which | |
22 | case the provisions of the GPL are applicable instead of the | |
23 | above. If you wish to allow the use of your version of this file | |
24 | only under the terms of the GPL and not to allow others to use | |
25 | your version of this file under the MPL, indicate your decision | |
26 | by deleting the provisions above and replace them with the notice | |
27 | and other provisions required by the GPL. If you do not delete | |
28 | the provisions above, a recipient may use your version of this | |
29 | file under either the MPL or the GPL. | |
30 | ||
31 | ======================================================================*/ | |
32 | ||
33 | #include <linux/module.h> | |
34 | #include <linux/init.h> | |
1da177e4 LT |
35 | #include <linux/cpufreq.h> |
36 | #include <linux/ioport.h> | |
37 | #include <linux/kernel.h> | |
38 | #include <linux/spinlock.h> | |
99730225 | 39 | #include <linux/io.h> |
5a0e3ad6 | 40 | #include <linux/slab.h> |
1da177e4 | 41 | |
a09e64fb | 42 | #include <mach/hardware.h> |
1da177e4 | 43 | #include <asm/irq.h> |
1da177e4 LT |
44 | |
45 | #include "soc_common.h" | |
46 | #include "sa11xx_base.h" | |
47 | ||
48 | ||
49 | /* | |
50 | * sa1100_pcmcia_default_mecr_timing | |
51 | * ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ | |
52 | * | |
53 | * Calculate MECR clock wait states for given CPU clock | |
54 | * speed and command wait state. This function can be over- | |
55 | * written by a board specific version. | |
56 | * | |
57 | * The default is to simply calculate the BS values as specified in | |
58 | * the INTEL SA1100 development manual | |
59 | * "Expansion Memory (PCMCIA) Configuration Register (MECR)" | |
60 | * that's section 10.2.5 in _my_ version of the manual ;) | |
61 | */ | |
62 | static unsigned int | |
63 | sa1100_pcmcia_default_mecr_timing(struct soc_pcmcia_socket *skt, | |
64 | unsigned int cpu_speed, | |
65 | unsigned int cmd_time) | |
66 | { | |
67 | return sa1100_pcmcia_mecr_bs(cmd_time, cpu_speed); | |
68 | } | |
69 | ||
70 | /* sa1100_pcmcia_set_mecr() | |
71 | * ^^^^^^^^^^^^^^^^^^^^^^^^ | |
72 | * | |
73 | * set MECR value for socket <sock> based on this sockets | |
74 | * io, mem and attribute space access speed. | |
75 | * Call board specific BS value calculation to allow boards | |
76 | * to tweak the BS values. | |
77 | */ | |
78 | static int | |
79 | sa1100_pcmcia_set_mecr(struct soc_pcmcia_socket *skt, unsigned int cpu_clock) | |
80 | { | |
81 | struct soc_pcmcia_timing timing; | |
82 | u32 mecr, old_mecr; | |
83 | unsigned long flags; | |
84 | unsigned int bs_io, bs_mem, bs_attr; | |
85 | ||
86 | soc_common_pcmcia_get_timing(skt, &timing); | |
87 | ||
88 | bs_io = skt->ops->get_timing(skt, cpu_clock, timing.io); | |
89 | bs_mem = skt->ops->get_timing(skt, cpu_clock, timing.mem); | |
90 | bs_attr = skt->ops->get_timing(skt, cpu_clock, timing.attr); | |
91 | ||
92 | local_irq_save(flags); | |
93 | ||
94 | old_mecr = mecr = MECR; | |
95 | MECR_FAST_SET(mecr, skt->nr, 0); | |
96 | MECR_BSIO_SET(mecr, skt->nr, bs_io); | |
97 | MECR_BSA_SET(mecr, skt->nr, bs_attr); | |
98 | MECR_BSM_SET(mecr, skt->nr, bs_mem); | |
99 | if (old_mecr != mecr) | |
100 | MECR = mecr; | |
101 | ||
102 | local_irq_restore(flags); | |
103 | ||
104 | debug(skt, 2, "FAST %X BSM %X BSA %X BSIO %X\n", | |
105 | MECR_FAST_GET(mecr, skt->nr), | |
106 | MECR_BSM_GET(mecr, skt->nr), MECR_BSA_GET(mecr, skt->nr), | |
107 | MECR_BSIO_GET(mecr, skt->nr)); | |
108 | ||
109 | return 0; | |
110 | } | |
111 | ||
112 | #ifdef CONFIG_CPU_FREQ | |
113 | static int | |
114 | sa1100_pcmcia_frequency_change(struct soc_pcmcia_socket *skt, | |
115 | unsigned long val, | |
116 | struct cpufreq_freqs *freqs) | |
117 | { | |
118 | switch (val) { | |
119 | case CPUFREQ_PRECHANGE: | |
120 | if (freqs->new > freqs->old) | |
121 | sa1100_pcmcia_set_mecr(skt, freqs->new); | |
122 | break; | |
123 | ||
124 | case CPUFREQ_POSTCHANGE: | |
125 | if (freqs->new < freqs->old) | |
126 | sa1100_pcmcia_set_mecr(skt, freqs->new); | |
127 | break; | |
1da177e4 LT |
128 | } |
129 | ||
130 | return 0; | |
131 | } | |
132 | ||
133 | #endif | |
134 | ||
135 | static int | |
136 | sa1100_pcmcia_set_timing(struct soc_pcmcia_socket *skt) | |
137 | { | |
86d88bfc DB |
138 | unsigned long clk = clk_get_rate(skt->clk); |
139 | ||
140 | return sa1100_pcmcia_set_mecr(skt, clk / 1000); | |
1da177e4 LT |
141 | } |
142 | ||
143 | static int | |
144 | sa1100_pcmcia_show_timing(struct soc_pcmcia_socket *skt, char *buf) | |
145 | { | |
146 | struct soc_pcmcia_timing timing; | |
6dec04e8 | 147 | unsigned int clock = clk_get_rate(skt->clk) / 1000; |
1da177e4 LT |
148 | unsigned long mecr = MECR; |
149 | char *p = buf; | |
150 | ||
151 | soc_common_pcmcia_get_timing(skt, &timing); | |
152 | ||
cbd5a168 | 153 | p+=sprintf(p, "I/O : %uns (%uns)\n", timing.io, |
1da177e4 LT |
154 | sa1100_pcmcia_cmd_time(clock, MECR_BSIO_GET(mecr, skt->nr))); |
155 | ||
cbd5a168 | 156 | p+=sprintf(p, "attribute: %uns (%uns)\n", timing.attr, |
1da177e4 LT |
157 | sa1100_pcmcia_cmd_time(clock, MECR_BSA_GET(mecr, skt->nr))); |
158 | ||
cbd5a168 | 159 | p+=sprintf(p, "common : %uns (%uns)\n", timing.mem, |
1da177e4 LT |
160 | sa1100_pcmcia_cmd_time(clock, MECR_BSM_GET(mecr, skt->nr))); |
161 | ||
162 | return p - buf; | |
163 | } | |
164 | ||
b393c696 EM |
165 | static const char *skt_names[] = { |
166 | "PCMCIA socket 0", | |
167 | "PCMCIA socket 1", | |
168 | }; | |
169 | ||
170 | #define SKT_DEV_INFO_SIZE(n) \ | |
171 | (sizeof(struct skt_dev_info) + (n)*sizeof(struct soc_pcmcia_socket)) | |
172 | ||
701a5dc0 | 173 | int sa11xx_drv_pcmcia_add_one(struct soc_pcmcia_socket *skt) |
da4f0073 RKAL |
174 | { |
175 | skt->res_skt.start = _PCMCIA(skt->nr); | |
176 | skt->res_skt.end = _PCMCIA(skt->nr) + PCMCIASp - 1; | |
177 | skt->res_skt.name = skt_names[skt->nr]; | |
178 | skt->res_skt.flags = IORESOURCE_MEM; | |
179 | ||
180 | skt->res_io.start = _PCMCIAIO(skt->nr); | |
181 | skt->res_io.end = _PCMCIAIO(skt->nr) + PCMCIAIOSp - 1; | |
182 | skt->res_io.name = "io"; | |
183 | skt->res_io.flags = IORESOURCE_MEM | IORESOURCE_BUSY; | |
184 | ||
185 | skt->res_mem.start = _PCMCIAMem(skt->nr); | |
186 | skt->res_mem.end = _PCMCIAMem(skt->nr) + PCMCIAMemSp - 1; | |
187 | skt->res_mem.name = "memory"; | |
188 | skt->res_mem.flags = IORESOURCE_MEM; | |
189 | ||
190 | skt->res_attr.start = _PCMCIAAttr(skt->nr); | |
191 | skt->res_attr.end = _PCMCIAAttr(skt->nr) + PCMCIAAttrSp - 1; | |
192 | skt->res_attr.name = "attribute"; | |
193 | skt->res_attr.flags = IORESOURCE_MEM; | |
194 | ||
195 | return soc_pcmcia_add_one(skt); | |
196 | } | |
701a5dc0 | 197 | EXPORT_SYMBOL(sa11xx_drv_pcmcia_add_one); |
da4f0073 | 198 | |
701a5dc0 | 199 | void sa11xx_drv_pcmcia_ops(struct pcmcia_low_level *ops) |
1da177e4 LT |
200 | { |
201 | /* | |
202 | * set default MECR calculation if the board specific | |
203 | * code did not specify one... | |
204 | */ | |
205 | if (!ops->get_timing) | |
206 | ops->get_timing = sa1100_pcmcia_default_mecr_timing; | |
207 | ||
208 | /* Provide our SA11x0 specific timing routines. */ | |
209 | ops->set_timing = sa1100_pcmcia_set_timing; | |
210 | ops->show_timing = sa1100_pcmcia_show_timing; | |
211 | #ifdef CONFIG_CPU_FREQ | |
212 | ops->frequency_change = sa1100_pcmcia_frequency_change; | |
213 | #endif | |
701a5dc0 RKAL |
214 | } |
215 | EXPORT_SYMBOL(sa11xx_drv_pcmcia_ops); | |
216 | ||
217 | int sa11xx_drv_pcmcia_probe(struct device *dev, struct pcmcia_low_level *ops, | |
218 | int first, int nr) | |
219 | { | |
220 | struct skt_dev_info *sinfo; | |
221 | struct soc_pcmcia_socket *skt; | |
222 | int i, ret = 0; | |
86d88bfc DB |
223 | struct clk *clk; |
224 | ||
72010aca | 225 | clk = devm_clk_get(dev, NULL); |
86d88bfc DB |
226 | if (IS_ERR(clk)) |
227 | return PTR_ERR(clk); | |
701a5dc0 RKAL |
228 | |
229 | sa11xx_drv_pcmcia_ops(ops); | |
1da177e4 | 230 | |
e33e640a | 231 | sinfo = devm_kzalloc(dev, SKT_DEV_INFO_SIZE(nr), GFP_KERNEL); |
da4f0073 RKAL |
232 | if (!sinfo) |
233 | return -ENOMEM; | |
234 | ||
235 | sinfo->nskt = nr; | |
236 | ||
421f91d2 | 237 | /* Initialize processor specific parameters */ |
da4f0073 RKAL |
238 | for (i = 0; i < nr; i++) { |
239 | skt = &sinfo->skt[i]; | |
240 | ||
241 | skt->nr = first + i; | |
86d88bfc | 242 | skt->clk = clk; |
e0d21178 | 243 | soc_pcmcia_init_one(skt, ops, dev); |
da4f0073 RKAL |
244 | |
245 | ret = sa11xx_drv_pcmcia_add_one(skt); | |
246 | if (ret) | |
247 | break; | |
248 | } | |
249 | ||
250 | if (ret) { | |
251 | while (--i >= 0) | |
252 | soc_pcmcia_remove_one(&sinfo->skt[i]); | |
da4f0073 RKAL |
253 | } else { |
254 | dev_set_drvdata(dev, sinfo); | |
255 | } | |
256 | ||
257 | return ret; | |
1da177e4 LT |
258 | } |
259 | EXPORT_SYMBOL(sa11xx_drv_pcmcia_probe); | |
260 | ||
1da177e4 LT |
261 | MODULE_AUTHOR("John Dorsey <[email protected]>"); |
262 | MODULE_DESCRIPTION("Linux PCMCIA Card Services: SA-11xx core socket driver"); | |
263 | MODULE_LICENSE("Dual MPL/GPL"); |