]> Git Repo - linux.git/blame - drivers/video/sh_mobile_hdmi.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
fbdev: sh_mobile_hdmi: modify noisy comment out
[linux.git] / drivers / video / sh_mobile_hdmi.c
CommitLineData
6011bdea
GL		 1/*
2 * SH-Mobile High-Definition Multimedia Interface (HDMI) driver
3 * for SLISHDMI13T and SLIPHDMIT IP cores
4 *
5 * Copyright (C) 2010, Guennadi Liakhovetski <[email protected]>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11
12#include <linux/clk.h>
13#include <linux/console.h>
14#include <linux/delay.h>
15#include <linux/err.h>
16#include <linux/init.h>
17#include <linux/interrupt.h>
18#include <linux/io.h>
19#include <linux/module.h>
20#include <linux/platform_device.h>
21#include <linux/pm_runtime.h>
22#include <linux/slab.h>
23#include <linux/types.h>
24#include <linux/workqueue.h>
1d6be338
KM		 25#include <sound/soc-dapm.h>
26#include <sound/initval.h>
6011bdea
GL		 27
28#include <video/sh_mobile_hdmi.h>
29#include <video/sh_mobile_lcdc.h>
30
31#define HDMI_SYSTEM_CTRL 0x00 /* System control */
32#define HDMI_L_R_DATA_SWAP_CTRL_RPKT 0x01 /* L/R data swap control,
33 bits 19..16 of 20-bit N for Audio Clock Regeneration packet */
34#define HDMI_20_BIT_N_FOR_AUDIO_RPKT_15_8 0x02 /* bits 15..8 of 20-bit N for Audio Clock Regeneration packet */
35#define HDMI_20_BIT_N_FOR_AUDIO_RPKT_7_0 0x03 /* bits 7..0 of 20-bit N for Audio Clock Regeneration packet */
36#define HDMI_SPDIF_AUDIO_SAMP_FREQ_CTS 0x04 /* SPDIF audio sampling frequency,
37 bits 19..16 of Internal CTS */
38#define HDMI_INTERNAL_CTS_15_8 0x05 /* bits 15..8 of Internal CTS */
39#define HDMI_INTERNAL_CTS_7_0 0x06 /* bits 7..0 of Internal CTS */
40#define HDMI_EXTERNAL_CTS_19_16 0x07 /* External CTS */
41#define HDMI_EXTERNAL_CTS_15_8 0x08 /* External CTS */
42#define HDMI_EXTERNAL_CTS_7_0 0x09 /* External CTS */
43#define HDMI_AUDIO_SETTING_1 0x0A /* Audio setting.1 */
44#define HDMI_AUDIO_SETTING_2 0x0B /* Audio setting.2 */
45#define HDMI_I2S_AUDIO_SET 0x0C /* I2S audio setting */
46#define HDMI_DSD_AUDIO_SET 0x0D /* DSD audio setting */
47#define HDMI_DEBUG_MONITOR_1 0x0E /* Debug monitor.1 */
48#define HDMI_DEBUG_MONITOR_2 0x0F /* Debug monitor.2 */
49#define HDMI_I2S_INPUT_PIN_SWAP 0x10 /* I2S input pin swap */
50#define HDMI_AUDIO_STATUS_BITS_SETTING_1 0x11 /* Audio status bits setting.1 */
51#define HDMI_AUDIO_STATUS_BITS_SETTING_2 0x12 /* Audio status bits setting.2 */
52#define HDMI_CATEGORY_CODE 0x13 /* Category code */
53#define HDMI_SOURCE_NUM_AUDIO_WORD_LEN 0x14 /* Source number/Audio word length */
54#define HDMI_AUDIO_VIDEO_SETTING_1 0x15 /* Audio/Video setting.1 */
55#define HDMI_VIDEO_SETTING_1 0x16 /* Video setting.1 */
56#define HDMI_DEEP_COLOR_MODES 0x17 /* Deep Color Modes */
57
58/* 12 16- and 10-bit Color space conversion parameters: 0x18..0x2f */
59#define HDMI_COLOR_SPACE_CONVERSION_PARAMETERS 0x18
60
61#define HDMI_EXTERNAL_VIDEO_PARAM_SETTINGS 0x30 /* External video parameter settings */
62#define HDMI_EXTERNAL_H_TOTAL_7_0 0x31 /* External horizontal total (LSB) */
63#define HDMI_EXTERNAL_H_TOTAL_11_8 0x32 /* External horizontal total (MSB) */
64#define HDMI_EXTERNAL_H_BLANK_7_0 0x33 /* External horizontal blank (LSB) */
65#define HDMI_EXTERNAL_H_BLANK_9_8 0x34 /* External horizontal blank (MSB) */
66#define HDMI_EXTERNAL_H_DELAY_7_0 0x35 /* External horizontal delay (LSB) */
67#define HDMI_EXTERNAL_H_DELAY_9_8 0x36 /* External horizontal delay (MSB) */
68#define HDMI_EXTERNAL_H_DURATION_7_0 0x37 /* External horizontal duration (LSB) */
69#define HDMI_EXTERNAL_H_DURATION_9_8 0x38 /* External horizontal duration (MSB) */
70#define HDMI_EXTERNAL_V_TOTAL_7_0 0x39 /* External vertical total (LSB) */
71#define HDMI_EXTERNAL_V_TOTAL_9_8 0x3A /* External vertical total (MSB) */
72#define HDMI_AUDIO_VIDEO_SETTING_2 0x3B /* Audio/Video setting.2 */
73#define HDMI_EXTERNAL_V_BLANK 0x3D /* External vertical blank */
74#define HDMI_EXTERNAL_V_DELAY 0x3E /* External vertical delay */
75#define HDMI_EXTERNAL_V_DURATION 0x3F /* External vertical duration */
76#define HDMI_CTRL_PKT_MANUAL_SEND_CONTROL 0x40 /* Control packet manual send control */
77#define HDMI_CTRL_PKT_AUTO_SEND 0x41 /* Control packet auto send with VSYNC control */
78#define HDMI_AUTO_CHECKSUM_OPTION 0x42 /* Auto checksum option */
79#define HDMI_VIDEO_SETTING_2 0x45 /* Video setting.2 */
80#define HDMI_OUTPUT_OPTION 0x46 /* Output option */
81#define HDMI_SLIPHDMIT_PARAM_OPTION 0x51 /* SLIPHDMIT parameter option */
82#define HDMI_HSYNC_PMENT_AT_EMB_7_0 0x52 /* HSYNC placement at embedded sync (LSB) */
83#define HDMI_HSYNC_PMENT_AT_EMB_15_8 0x53 /* HSYNC placement at embedded sync (MSB) */
84#define HDMI_VSYNC_PMENT_AT_EMB_7_0 0x54 /* VSYNC placement at embedded sync (LSB) */
85#define HDMI_VSYNC_PMENT_AT_EMB_14_8 0x55 /* VSYNC placement at embedded sync (MSB) */
86#define HDMI_SLIPHDMIT_PARAM_SETTINGS_1 0x56 /* SLIPHDMIT parameter settings.1 */
87#define HDMI_SLIPHDMIT_PARAM_SETTINGS_2 0x57 /* SLIPHDMIT parameter settings.2 */
88#define HDMI_SLIPHDMIT_PARAM_SETTINGS_3 0x58 /* SLIPHDMIT parameter settings.3 */
89#define HDMI_SLIPHDMIT_PARAM_SETTINGS_5 0x59 /* SLIPHDMIT parameter settings.5 */
90#define HDMI_SLIPHDMIT_PARAM_SETTINGS_6 0x5A /* SLIPHDMIT parameter settings.6 */
91#define HDMI_SLIPHDMIT_PARAM_SETTINGS_7 0x5B /* SLIPHDMIT parameter settings.7 */
92#define HDMI_SLIPHDMIT_PARAM_SETTINGS_8 0x5C /* SLIPHDMIT parameter settings.8 */
93#define HDMI_SLIPHDMIT_PARAM_SETTINGS_9 0x5D /* SLIPHDMIT parameter settings.9 */
94#define HDMI_SLIPHDMIT_PARAM_SETTINGS_10 0x5E /* SLIPHDMIT parameter settings.10 */
95#define HDMI_CTRL_PKT_BUF_INDEX 0x5F /* Control packet buffer index */
96#define HDMI_CTRL_PKT_BUF_ACCESS_HB0 0x60 /* Control packet data buffer access window - HB0 */
97#define HDMI_CTRL_PKT_BUF_ACCESS_HB1 0x61 /* Control packet data buffer access window - HB1 */
98#define HDMI_CTRL_PKT_BUF_ACCESS_HB2 0x62 /* Control packet data buffer access window - HB2 */
99#define HDMI_CTRL_PKT_BUF_ACCESS_PB0 0x63 /* Control packet data buffer access window - PB0 */
100#define HDMI_CTRL_PKT_BUF_ACCESS_PB1 0x64 /* Control packet data buffer access window - PB1 */
101#define HDMI_CTRL_PKT_BUF_ACCESS_PB2 0x65 /* Control packet data buffer access window - PB2 */
102#define HDMI_CTRL_PKT_BUF_ACCESS_PB3 0x66 /* Control packet data buffer access window - PB3 */
103#define HDMI_CTRL_PKT_BUF_ACCESS_PB4 0x67 /* Control packet data buffer access window - PB4 */
104#define HDMI_CTRL_PKT_BUF_ACCESS_PB5 0x68 /* Control packet data buffer access window - PB5 */
105#define HDMI_CTRL_PKT_BUF_ACCESS_PB6 0x69 /* Control packet data buffer access window - PB6 */
106#define HDMI_CTRL_PKT_BUF_ACCESS_PB7 0x6A /* Control packet data buffer access window - PB7 */
107#define HDMI_CTRL_PKT_BUF_ACCESS_PB8 0x6B /* Control packet data buffer access window - PB8 */
108#define HDMI_CTRL_PKT_BUF_ACCESS_PB9 0x6C /* Control packet data buffer access window - PB9 */
109#define HDMI_CTRL_PKT_BUF_ACCESS_PB10 0x6D /* Control packet data buffer access window - PB10 */
110#define HDMI_CTRL_PKT_BUF_ACCESS_PB11 0x6E /* Control packet data buffer access window - PB11 */
111#define HDMI_CTRL_PKT_BUF_ACCESS_PB12 0x6F /* Control packet data buffer access window - PB12 */
112#define HDMI_CTRL_PKT_BUF_ACCESS_PB13 0x70 /* Control packet data buffer access window - PB13 */
113#define HDMI_CTRL_PKT_BUF_ACCESS_PB14 0x71 /* Control packet data buffer access window - PB14 */
114#define HDMI_CTRL_PKT_BUF_ACCESS_PB15 0x72 /* Control packet data buffer access window - PB15 */
115#define HDMI_CTRL_PKT_BUF_ACCESS_PB16 0x73 /* Control packet data buffer access window - PB16 */
116#define HDMI_CTRL_PKT_BUF_ACCESS_PB17 0x74 /* Control packet data buffer access window - PB17 */
117#define HDMI_CTRL_PKT_BUF_ACCESS_PB18 0x75 /* Control packet data buffer access window - PB18 */
118#define HDMI_CTRL_PKT_BUF_ACCESS_PB19 0x76 /* Control packet data buffer access window - PB19 */
119#define HDMI_CTRL_PKT_BUF_ACCESS_PB20 0x77 /* Control packet data buffer access window - PB20 */
120#define HDMI_CTRL_PKT_BUF_ACCESS_PB21 0x78 /* Control packet data buffer access window - PB21 */
121#define HDMI_CTRL_PKT_BUF_ACCESS_PB22 0x79 /* Control packet data buffer access window - PB22 */
122#define HDMI_CTRL_PKT_BUF_ACCESS_PB23 0x7A /* Control packet data buffer access window - PB23 */
123#define HDMI_CTRL_PKT_BUF_ACCESS_PB24 0x7B /* Control packet data buffer access window - PB24 */
124#define HDMI_CTRL_PKT_BUF_ACCESS_PB25 0x7C /* Control packet data buffer access window - PB25 */
125#define HDMI_CTRL_PKT_BUF_ACCESS_PB26 0x7D /* Control packet data buffer access window - PB26 */
126#define HDMI_CTRL_PKT_BUF_ACCESS_PB27 0x7E /* Control packet data buffer access window - PB27 */
127#define HDMI_EDID_KSV_FIFO_ACCESS_WINDOW 0x80 /* EDID/KSV FIFO access window */
128#define HDMI_DDC_BUS_ACCESS_FREQ_CTRL_7_0 0x81 /* DDC bus access frequency control (LSB) */
129#define HDMI_DDC_BUS_ACCESS_FREQ_CTRL_15_8 0x82 /* DDC bus access frequency control (MSB) */
130#define HDMI_INTERRUPT_MASK_1 0x92 /* Interrupt mask.1 */
131#define HDMI_INTERRUPT_MASK_2 0x93 /* Interrupt mask.2 */
132#define HDMI_INTERRUPT_STATUS_1 0x94 /* Interrupt status.1 */
133#define HDMI_INTERRUPT_STATUS_2 0x95 /* Interrupt status.2 */
134#define HDMI_INTERRUPT_MASK_3 0x96 /* Interrupt mask.3 */
135#define HDMI_INTERRUPT_MASK_4 0x97 /* Interrupt mask.4 */
136#define HDMI_INTERRUPT_STATUS_3 0x98 /* Interrupt status.3 */
137#define HDMI_INTERRUPT_STATUS_4 0x99 /* Interrupt status.4 */
138#define HDMI_SOFTWARE_HDCP_CONTROL_1 0x9A /* Software HDCP control.1 */
139#define HDMI_FRAME_COUNTER 0x9C /* Frame counter */
140#define HDMI_FRAME_COUNTER_FOR_RI_CHECK 0x9D /* Frame counter for Ri check */
141#define HDMI_HDCP_CONTROL 0xAF /* HDCP control */
142#define HDMI_RI_FRAME_COUNT_REGISTER 0xB2 /* Ri frame count register */
143#define HDMI_DDC_BUS_CONTROL 0xB7 /* DDC bus control */
144#define HDMI_HDCP_STATUS 0xB8 /* HDCP status */
145#define HDMI_SHA0 0xB9 /* sha0 */
146#define HDMI_SHA1 0xBA /* sha1 */
147#define HDMI_SHA2 0xBB /* sha2 */
148#define HDMI_SHA3 0xBC /* sha3 */
149#define HDMI_SHA4 0xBD /* sha4 */
150#define HDMI_BCAPS_READ 0xBE /* BCAPS read / debug */
151#define HDMI_AKSV_BKSV_7_0_MONITOR 0xBF /* AKSV/BKSV[7:0] monitor */
152#define HDMI_AKSV_BKSV_15_8_MONITOR 0xC0 /* AKSV/BKSV[15:8] monitor */
153#define HDMI_AKSV_BKSV_23_16_MONITOR 0xC1 /* AKSV/BKSV[23:16] monitor */
154#define HDMI_AKSV_BKSV_31_24_MONITOR 0xC2 /* AKSV/BKSV[31:24] monitor */
155#define HDMI_AKSV_BKSV_39_32_MONITOR 0xC3 /* AKSV/BKSV[39:32] monitor */
156#define HDMI_EDID_SEGMENT_POINTER 0xC4 /* EDID segment pointer */
157#define HDMI_EDID_WORD_ADDRESS 0xC5 /* EDID word address */
158#define HDMI_EDID_DATA_FIFO_ADDRESS 0xC6 /* EDID data FIFO address */
159#define HDMI_NUM_OF_HDMI_DEVICES 0xC7 /* Number of HDMI devices */
160#define HDMI_HDCP_ERROR_CODE 0xC8 /* HDCP error code */
161#define HDMI_100MS_TIMER_SET 0xC9 /* 100ms timer setting */
162#define HDMI_5SEC_TIMER_SET 0xCA /* 5sec timer setting */
163#define HDMI_RI_READ_COUNT 0xCB /* Ri read count */
164#define HDMI_AN_SEED 0xCC /* An seed */
165#define HDMI_MAX_NUM_OF_RCIVRS_ALLOWED 0xCD /* Maximum number of receivers allowed */
166#define HDMI_HDCP_MEMORY_ACCESS_CONTROL_1 0xCE /* HDCP memory access control.1 */
167#define HDMI_HDCP_MEMORY_ACCESS_CONTROL_2 0xCF /* HDCP memory access control.2 */
168#define HDMI_HDCP_CONTROL_2 0xD0 /* HDCP Control 2 */
169#define HDMI_HDCP_KEY_MEMORY_CONTROL 0xD2 /* HDCP Key Memory Control */
170#define HDMI_COLOR_SPACE_CONV_CONFIG_1 0xD3 /* Color space conversion configuration.1 */
171#define HDMI_VIDEO_SETTING_3 0xD4 /* Video setting.3 */
172#define HDMI_RI_7_0 0xD5 /* Ri[7:0] */
173#define HDMI_RI_15_8 0xD6 /* Ri[15:8] */
174#define HDMI_PJ 0xD7 /* Pj */
175#define HDMI_SHA_RD 0xD8 /* sha_rd */
176#define HDMI_RI_7_0_SAVED 0xD9 /* Ri[7:0] saved */
177#define HDMI_RI_15_8_SAVED 0xDA /* Ri[15:8] saved */
178#define HDMI_PJ_SAVED 0xDB /* Pj saved */
179#define HDMI_NUM_OF_DEVICES 0xDC /* Number of devices */
180#define HDMI_HOT_PLUG_MSENS_STATUS 0xDF /* Hot plug/MSENS status */
181#define HDMI_BCAPS_WRITE 0xE0 /* bcaps */
182#define HDMI_BSTAT_7_0 0xE1 /* bstat[7:0] */
183#define HDMI_BSTAT_15_8 0xE2 /* bstat[15:8] */
184#define HDMI_BKSV_7_0 0xE3 /* bksv[7:0] */
185#define HDMI_BKSV_15_8 0xE4 /* bksv[15:8] */
186#define HDMI_BKSV_23_16 0xE5 /* bksv[23:16] */
187#define HDMI_BKSV_31_24 0xE6 /* bksv[31:24] */
188#define HDMI_BKSV_39_32 0xE7 /* bksv[39:32] */
189#define HDMI_AN_7_0 0xE8 /* An[7:0] */
190#define HDMI_AN_15_8 0xE9 /* An [15:8] */
191#define HDMI_AN_23_16 0xEA /* An [23:16] */
192#define HDMI_AN_31_24 0xEB /* An [31:24] */
193#define HDMI_AN_39_32 0xEC /* An [39:32] */
194#define HDMI_AN_47_40 0xED /* An [47:40] */
195#define HDMI_AN_55_48 0xEE /* An [55:48] */
196#define HDMI_AN_63_56 0xEF /* An [63:56] */
197#define HDMI_PRODUCT_ID 0xF0 /* Product ID */
198#define HDMI_REVISION_ID 0xF1 /* Revision ID */
199#define HDMI_TEST_MODE 0xFE /* Test mode */
200
201enum hotplug_state {
202 HDMI_HOTPLUG_DISCONNECTED,
203 HDMI_HOTPLUG_CONNECTED,
204 HDMI_HOTPLUG_EDID_DONE,
205};
206
207struct sh_hdmi {
208 void __iomem *base;
209 enum hotplug_state hp_state;
210 struct clk *hdmi_clk;
211 struct device *dev;
212 struct fb_info *info;
213 struct delayed_work edid_work;
214 struct fb_var_screeninfo var;
215};
216
217static void hdmi_write(struct sh_hdmi *hdmi, u8 data, u8 reg)
218{
219 iowrite8(data, hdmi->base + reg);
220}
221
222static u8 hdmi_read(struct sh_hdmi *hdmi, u8 reg)
223{
224 return ioread8(hdmi->base + reg);
225}
226
f4363b7d
KM		 227/*
228 * HDMI sound
229 */
1d6be338
KM		 230static unsigned int sh_hdmi_snd_read(struct snd_soc_codec *codec,
231 unsigned int reg)
232{
233 struct sh_hdmi *hdmi = snd_soc_codec_get_drvdata(codec);
234
235 return hdmi_read(hdmi, reg);
236}
237
238static int sh_hdmi_snd_write(struct snd_soc_codec *codec,
239 unsigned int reg,
240 unsigned int value)
241{
242 struct sh_hdmi *hdmi = snd_soc_codec_get_drvdata(codec);
243
244 hdmi_write(hdmi, value, reg);
245 return 0;
246}
247
248static struct snd_soc_dai_driver sh_hdmi_dai = {
249 .name = "sh_mobile_hdmi-hifi",
250 .playback = {
251 .stream_name = "Playback",
252 .channels_min = 1,
253 .channels_max = 2,
254 .rates = SNDRV_PCM_RATE_8000_48000,
255 .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE,
256 },
257};
258
259static int sh_hdmi_snd_probe(struct snd_soc_codec *codec)
260{
261 dev_info(codec->dev, "SH Mobile HDMI Audio Codec");
262
263 return 0;
264}
265
266static struct snd_soc_codec_driver soc_codec_dev_sh_hdmi = {
267 .probe = sh_hdmi_snd_probe,
268 .read = sh_hdmi_snd_read,
269 .write = sh_hdmi_snd_write,
270};
271
f4363b7d
KM		 272/*
273 * HDMI video
274 */
1d6be338 275
6011bdea
GL		 276/* External video parameter settings */
277static void hdmi_external_video_param(struct sh_hdmi *hdmi)
278{
279 struct fb_var_screeninfo *var = &hdmi->var;
280 u16 htotal, hblank, hdelay, vtotal, vblank, vdelay, voffset;
281 u8 sync = 0;
282
283 htotal = var->xres + var->right_margin + var->left_margin + var->hsync_len;
284
285 hdelay = var->hsync_len + var->left_margin;
286 hblank = var->right_margin + hdelay;
287
288 /*
289 * Vertical timing looks a bit different in Figure 18,
290 * but let's try the same first by setting offset = 0
291 */
292 vtotal = var->yres + var->upper_margin + var->lower_margin + var->vsync_len;
293
294 vdelay = var->vsync_len + var->upper_margin;
295 vblank = var->lower_margin + vdelay;
296 voffset = min(var->upper_margin / 2, 6U);
297
298 /*
299 * [3]: VSYNC polarity: Positive
300 * [2]: HSYNC polarity: Positive
301 * [1]: Interlace/Progressive: Progressive
302 * [0]: External video settings enable: used.
303 */
304 if (var->sync & FB_SYNC_HOR_HIGH_ACT)
305 sync |= 4;
306 if (var->sync & FB_SYNC_VERT_HIGH_ACT)
307 sync |= 8;
308
309 pr_debug("H: %u, %u, %u, %u; V: %u, %u, %u, %u; sync 0x%x\n",
310 htotal, hblank, hdelay, var->hsync_len,
311 vtotal, vblank, vdelay, var->vsync_len, sync);
312
313 hdmi_write(hdmi, sync | (voffset << 4), HDMI_EXTERNAL_VIDEO_PARAM_SETTINGS);
314
315 hdmi_write(hdmi, htotal, HDMI_EXTERNAL_H_TOTAL_7_0);
316 hdmi_write(hdmi, htotal >> 8, HDMI_EXTERNAL_H_TOTAL_11_8);
317
318 hdmi_write(hdmi, hblank, HDMI_EXTERNAL_H_BLANK_7_0);
319 hdmi_write(hdmi, hblank >> 8, HDMI_EXTERNAL_H_BLANK_9_8);
320
321 hdmi_write(hdmi, hdelay, HDMI_EXTERNAL_H_DELAY_7_0);
322 hdmi_write(hdmi, hdelay >> 8, HDMI_EXTERNAL_H_DELAY_9_8);
323
324 hdmi_write(hdmi, var->hsync_len, HDMI_EXTERNAL_H_DURATION_7_0);
325 hdmi_write(hdmi, var->hsync_len >> 8, HDMI_EXTERNAL_H_DURATION_9_8);
326
327 hdmi_write(hdmi, vtotal, HDMI_EXTERNAL_V_TOTAL_7_0);
328 hdmi_write(hdmi, vtotal >> 8, HDMI_EXTERNAL_V_TOTAL_9_8);
329
330 hdmi_write(hdmi, vblank, HDMI_EXTERNAL_V_BLANK);
331
332 hdmi_write(hdmi, vdelay, HDMI_EXTERNAL_V_DELAY);
333
334 hdmi_write(hdmi, var->vsync_len, HDMI_EXTERNAL_V_DURATION);
335
336 /* Set bit 0 of HDMI_EXTERNAL_VIDEO_PARAM_SETTINGS here for manual mode */
337}
338
339/**
340 * sh_hdmi_video_config()
341 */
342static void sh_hdmi_video_config(struct sh_hdmi *hdmi)
343{
344 /*
345 * [7:4]: Audio sampling frequency: 48kHz
346 * [3:1]: Input video format: RGB and YCbCr 4:4:4 (Y on Green)
347 * [0]: Internal/External DE select: internal
348 */
349 hdmi_write(hdmi, 0x20, HDMI_AUDIO_VIDEO_SETTING_1);
350
351 /*
352 * [7:6]: Video output format: RGB 4:4:4
353 * [5:4]: Input video data width: 8 bit
354 * [3:1]: EAV/SAV location: channel 1
355 * [0]: Video input color space: RGB
356 */
357 hdmi_write(hdmi, 0x34, HDMI_VIDEO_SETTING_1);
358
359 /*
360 * [7:6]: Together with bit [6] of HDMI_AUDIO_VIDEO_SETTING_2, which is
361 * left at 0 by default, this configures 24bpp and sets the Color Depth
362 * (CD) field in the General Control Packet
363 */
364 hdmi_write(hdmi, 0x20, HDMI_DEEP_COLOR_MODES);
365}
366
367/**
368 * sh_hdmi_audio_config()
369 */
370static void sh_hdmi_audio_config(struct sh_hdmi *hdmi)
371{
6d865771
KM		 372 u8 data;
373 struct sh_mobile_hdmi_info *pdata = hdmi->dev->platform_data;
374
6011bdea
GL		 375 /*
376 * [7:4] L/R data swap control
377 * [3:0] appropriate N[19:16]
378 */
379 hdmi_write(hdmi, 0x00, HDMI_L_R_DATA_SWAP_CTRL_RPKT);
380 /* appropriate N[15:8] */
381 hdmi_write(hdmi, 0x18, HDMI_20_BIT_N_FOR_AUDIO_RPKT_15_8);
382 /* appropriate N[7:0] */
383 hdmi_write(hdmi, 0x00, HDMI_20_BIT_N_FOR_AUDIO_RPKT_7_0);
384
385 /* [7:4] 48 kHz SPDIF not used */
386 hdmi_write(hdmi, 0x20, HDMI_SPDIF_AUDIO_SAMP_FREQ_CTS);
387
388 /*
389 * [6:5] set required down sampling rate if required
390 * [4:3] set required audio source
391 */
6d865771
KM		 392 switch (pdata->flags & HDMI_SRC_MASK) {
393 default:
f4363b7d 394 /* fall through */
6d865771
KM		 395 case HDMI_SRC_I2S:
396 data = (0x0 << 3);
397 break;
398 case HDMI_SRC_SPDIF:
399 data = (0x1 << 3);
400 break;
401 case HDMI_SRC_DSD:
402 data = (0x2 << 3);
403 break;
404 case HDMI_SRC_HBR:
405 data = (0x3 << 3);
406 break;
407 }
408 hdmi_write(hdmi, data, HDMI_AUDIO_SETTING_1);
6011bdea
GL		 409
410 /* [3:0] set sending channel number for channel status */
411 hdmi_write(hdmi, 0x40, HDMI_AUDIO_SETTING_2);
412
413 /*
414 * [5:2] set valid I2S source input pin
415 * [1:0] set input I2S source mode
416 */
417 hdmi_write(hdmi, 0x04, HDMI_I2S_AUDIO_SET);
418
419 /* [7:4] set valid DSD source input pin */
420 hdmi_write(hdmi, 0x00, HDMI_DSD_AUDIO_SET);
421
422 /* [7:0] set appropriate I2S input pin swap settings if required */
423 hdmi_write(hdmi, 0x00, HDMI_I2S_INPUT_PIN_SWAP);
424
425 /*
426 * [7] set validity bit for channel status
427 * [3:0] set original sample frequency for channel status
428 */
429 hdmi_write(hdmi, 0x00, HDMI_AUDIO_STATUS_BITS_SETTING_1);
430
431 /*
432 * [7] set value for channel status
433 * [6] set value for channel status
434 * [5] set copyright bit for channel status
435 * [4:2] set additional information for channel status
436 * [1:0] set clock accuracy for channel status
437 */
438 hdmi_write(hdmi, 0x00, HDMI_AUDIO_STATUS_BITS_SETTING_2);
439
440 /* [7:0] set category code for channel status */
441 hdmi_write(hdmi, 0x00, HDMI_CATEGORY_CODE);
442
443 /*
444 * [7:4] set source number for channel status
445 * [3:0] set word length for channel status
446 */
447 hdmi_write(hdmi, 0x00, HDMI_SOURCE_NUM_AUDIO_WORD_LEN);
448
449 /* [7:4] set sample frequency for channel status */
450 hdmi_write(hdmi, 0x20, HDMI_AUDIO_VIDEO_SETTING_1);
451}
452
453/**
454 * sh_hdmi_phy_config()
455 */
456static void sh_hdmi_phy_config(struct sh_hdmi *hdmi)
457{
458 /* 720p, 8bit, 74.25MHz. Might need to be adjusted for other formats */
459 hdmi_write(hdmi, 0x19, HDMI_SLIPHDMIT_PARAM_SETTINGS_1);
460 hdmi_write(hdmi, 0x00, HDMI_SLIPHDMIT_PARAM_SETTINGS_2);
461 hdmi_write(hdmi, 0x00, HDMI_SLIPHDMIT_PARAM_SETTINGS_3);
462 /* PLLA_CONFIG[7:0]: VCO gain, VCO offset, LPF resistance[0] */
463 hdmi_write(hdmi, 0x44, HDMI_SLIPHDMIT_PARAM_SETTINGS_5);
464 hdmi_write(hdmi, 0x32, HDMI_SLIPHDMIT_PARAM_SETTINGS_6);
465 hdmi_write(hdmi, 0x4A, HDMI_SLIPHDMIT_PARAM_SETTINGS_7);
466 hdmi_write(hdmi, 0x0E, HDMI_SLIPHDMIT_PARAM_SETTINGS_8);
467 hdmi_write(hdmi, 0x25, HDMI_SLIPHDMIT_PARAM_SETTINGS_9);
468 hdmi_write(hdmi, 0x04, HDMI_SLIPHDMIT_PARAM_SETTINGS_10);
469}
470
471/**
472 * sh_hdmi_avi_infoframe_setup() - Auxiliary Video Information InfoFrame CONTROL PACKET
473 */
474static void sh_hdmi_avi_infoframe_setup(struct sh_hdmi *hdmi)
475{
476 /* AVI InfoFrame */
477 hdmi_write(hdmi, 0x06, HDMI_CTRL_PKT_BUF_INDEX);
478
479 /* Packet Type = 0x82 */
480 hdmi_write(hdmi, 0x82, HDMI_CTRL_PKT_BUF_ACCESS_HB0);
481
482 /* Version = 0x02 */
483 hdmi_write(hdmi, 0x02, HDMI_CTRL_PKT_BUF_ACCESS_HB1);
484
485 /* Length = 13 (0x0D) */
486 hdmi_write(hdmi, 0x0D, HDMI_CTRL_PKT_BUF_ACCESS_HB2);
487
488 /* N. A. Checksum */
489 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB0);
490
491 /*
492 * Y = RGB
493 * A0 = No Data
494 * B = Bar Data not valid
495 * S = No Data
496 */
497 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB1);
498
499 /*
500 * C = No Data
501 * M = 16:9 Picture Aspect Ratio
502 * R = Same as picture aspect ratio
503 */
504 hdmi_write(hdmi, 0x28, HDMI_CTRL_PKT_BUF_ACCESS_PB2);
505
506 /*
507 * ITC = No Data
508 * EC = xvYCC601
509 * Q = Default (depends on video format)
510 * SC = No Known non_uniform Scaling
511 */
512 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB3);
513
514 /*
515 * VIC = 1280 x 720p: ignored if external config is used
516 * Send 2 for 720 x 480p, 16 for 1080p
517 */
518 hdmi_write(hdmi, 4, HDMI_CTRL_PKT_BUF_ACCESS_PB4);
519
520 /* PR = No Repetition */
521 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB5);
522
523 /* Line Number of End of Top Bar (lower 8 bits) */
524 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB6);
525
526 /* Line Number of End of Top Bar (upper 8 bits) */
527 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB7);
528
529 /* Line Number of Start of Bottom Bar (lower 8 bits) */
530 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB8);
531
532 /* Line Number of Start of Bottom Bar (upper 8 bits) */
533 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB9);
534
535 /* Pixel Number of End of Left Bar (lower 8 bits) */
536 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB10);
537
538 /* Pixel Number of End of Left Bar (upper 8 bits) */
539 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB11);
540
541 /* Pixel Number of Start of Right Bar (lower 8 bits) */
542 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB12);
543
544 /* Pixel Number of Start of Right Bar (upper 8 bits) */
545 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB13);
546}
547
548/**
549 * sh_hdmi_audio_infoframe_setup() - Audio InfoFrame of CONTROL PACKET
550 */
551static void sh_hdmi_audio_infoframe_setup(struct sh_hdmi *hdmi)
552{
553 /* Audio InfoFrame */
554 hdmi_write(hdmi, 0x08, HDMI_CTRL_PKT_BUF_INDEX);
555
556 /* Packet Type = 0x84 */
557 hdmi_write(hdmi, 0x84, HDMI_CTRL_PKT_BUF_ACCESS_HB0);
558
559 /* Version Number = 0x01 */
560 hdmi_write(hdmi, 0x01, HDMI_CTRL_PKT_BUF_ACCESS_HB1);
561
562 /* 0 Length = 10 (0x0A) */
563 hdmi_write(hdmi, 0x0A, HDMI_CTRL_PKT_BUF_ACCESS_HB2);
564
565 /* n. a. Checksum */
566 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB0);
567
568 /* Audio Channel Count = Refer to Stream Header */
569 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB1);
570
571 /* Refer to Stream Header */
572 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB2);
573
574 /* Format depends on coding type (i.e. CT0...CT3) */
575 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB3);
576
577 /* Speaker Channel Allocation = Front Right + Front Left */
578 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB4);
579
580 /* Level Shift Value = 0 dB, Down - mix is permitted or no information */
581 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB5);
582
583 /* Reserved (0) */
584 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB6);
585 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB7);
586 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB8);
587 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB9);
588 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB10);
589}
590
591/**
592 * sh_hdmi_gamut_metadata_setup() - Gamut Metadata Packet of CONTROL PACKET
593 */
594static void sh_hdmi_gamut_metadata_setup(struct sh_hdmi *hdmi)
595{
596 int i;
597
598 /* Gamut Metadata Packet */
599 hdmi_write(hdmi, 0x04, HDMI_CTRL_PKT_BUF_INDEX);
600
601 /* Packet Type = 0x0A */
602 hdmi_write(hdmi, 0x0A, HDMI_CTRL_PKT_BUF_ACCESS_HB0);
603 /* Gamut Packet is not used, so default value */
604 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB1);
605 /* Gamut Packet is not used, so default value */
606 hdmi_write(hdmi, 0x10, HDMI_CTRL_PKT_BUF_ACCESS_HB2);
607
608 /* GBD bytes 0 through 27 */
609 for (i = 0; i <= 27; i++)
610 /* HDMI_CTRL_PKT_BUF_ACCESS_PB0_63H - PB27_7EH */
611 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB0 + i);
612}
613
614/**
615 * sh_hdmi_acp_setup() - Audio Content Protection Packet (ACP)
616 */
617static void sh_hdmi_acp_setup(struct sh_hdmi *hdmi)
618{
619 int i;
620
621 /* Audio Content Protection Packet (ACP) */
622 hdmi_write(hdmi, 0x01, HDMI_CTRL_PKT_BUF_INDEX);
623
624 /* Packet Type = 0x04 */
625 hdmi_write(hdmi, 0x04, HDMI_CTRL_PKT_BUF_ACCESS_HB0);
626 /* ACP_Type */
627 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB1);
628 /* Reserved (0) */
629 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB2);
630
631 /* GBD bytes 0 through 27 */
632 for (i = 0; i <= 27; i++)
633 /* HDMI_CTRL_PKT_BUF_ACCESS_PB0 - PB27 */
634 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB0 + i);
635}
636
637/**
638 * sh_hdmi_isrc1_setup() - ISRC1 Packet
639 */
640static void sh_hdmi_isrc1_setup(struct sh_hdmi *hdmi)
641{
642 int i;
643
644 /* ISRC1 Packet */
645 hdmi_write(hdmi, 0x02, HDMI_CTRL_PKT_BUF_INDEX);
646
647 /* Packet Type = 0x05 */
648 hdmi_write(hdmi, 0x05, HDMI_CTRL_PKT_BUF_ACCESS_HB0);
649 /* ISRC_Cont, ISRC_Valid, Reserved (0), ISRC_Status */
650 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB1);
651 /* Reserved (0) */
652 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB2);
653
654 /* PB0 UPC_EAN_ISRC_0-15 */
655 /* Bytes PB16-PB27 shall be set to a value of 0. */
656 for (i = 0; i <= 27; i++)
657 /* HDMI_CTRL_PKT_BUF_ACCESS_PB0 - PB27 */
658 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB0 + i);
659}
660
661/**
662 * sh_hdmi_isrc2_setup() - ISRC2 Packet
663 */
664static void sh_hdmi_isrc2_setup(struct sh_hdmi *hdmi)
665{
666 int i;
667
668 /* ISRC2 Packet */
669 hdmi_write(hdmi, 0x03, HDMI_CTRL_PKT_BUF_INDEX);
670
671 /* HB0 Packet Type = 0x06 */
672 hdmi_write(hdmi, 0x06, HDMI_CTRL_PKT_BUF_ACCESS_HB0);
673 /* Reserved (0) */
674 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB1);
675 /* Reserved (0) */
676 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_HB2);
677
678 /* PB0 UPC_EAN_ISRC_16-31 */
679 /* Bytes PB16-PB27 shall be set to a value of 0. */
680 for (i = 0; i <= 27; i++)
681 /* HDMI_CTRL_PKT_BUF_ACCESS_PB0 - PB27 */
682 hdmi_write(hdmi, 0x00, HDMI_CTRL_PKT_BUF_ACCESS_PB0 + i);
683}
684
685/**
686 * sh_hdmi_configure() - Initialise HDMI for output
687 */
688static void sh_hdmi_configure(struct sh_hdmi *hdmi)
689{
690 /* Configure video format */
691 sh_hdmi_video_config(hdmi);
692
693 /* Configure audio format */
694 sh_hdmi_audio_config(hdmi);
695
696 /* Configure PHY */
697 sh_hdmi_phy_config(hdmi);
698
699 /* Auxiliary Video Information (AVI) InfoFrame */
700 sh_hdmi_avi_infoframe_setup(hdmi);
701
702 /* Audio InfoFrame */
703 sh_hdmi_audio_infoframe_setup(hdmi);
704
705 /* Gamut Metadata packet */
706 sh_hdmi_gamut_metadata_setup(hdmi);
707
708 /* Audio Content Protection (ACP) Packet */
709 sh_hdmi_acp_setup(hdmi);
710
711 /* ISRC1 Packet */
712 sh_hdmi_isrc1_setup(hdmi);
713
714 /* ISRC2 Packet */
715 sh_hdmi_isrc2_setup(hdmi);
716
717 /*
718 * Control packet auto send with VSYNC control: auto send
719 * General control, Gamut metadata, ISRC, and ACP packets
720 */
721 hdmi_write(hdmi, 0x8E, HDMI_CTRL_PKT_AUTO_SEND);
722
723 /* FIXME */
724 msleep(10);
725
726 /* PS mode b->d, reset PLLA and PLLB */
727 hdmi_write(hdmi, 0x4C, HDMI_SYSTEM_CTRL);
728
729 udelay(10);
730
731 hdmi_write(hdmi, 0x40, HDMI_SYSTEM_CTRL);
732}
733
734static void sh_hdmi_read_edid(struct sh_hdmi *hdmi)
735{
736 struct fb_var_screeninfo *var = &hdmi->var;
737 struct sh_mobile_hdmi_info *pdata = hdmi->dev->platform_data;
738 struct fb_videomode *lcd_cfg = &pdata->lcd_chan->lcd_cfg;
739 unsigned long height = var->height, width = var->width;
740 int i;
741 u8 edid[128];
742
743 /* Read EDID */
744 pr_debug("Read back EDID code:");
745 for (i = 0; i < 128; i++) {
746 edid[i] = hdmi_read(hdmi, HDMI_EDID_KSV_FIFO_ACCESS_WINDOW);
747#ifdef DEBUG
748 if ((i % 16) == 0) {
749 printk(KERN_CONT "\n");
750 printk(KERN_DEBUG "%02X | %02X", i, edid[i]);
751 } else {
752 printk(KERN_CONT " %02X", edid[i]);
753 }
754#endif
755 }
756#ifdef DEBUG
757 printk(KERN_CONT "\n");
758#endif
759 fb_parse_edid(edid, var);
760 pr_debug("%u-%u-%u-%u x %u-%u-%u-%u @ %lu kHz monitor detected\n",
761 var->left_margin, var->xres, var->right_margin, var->hsync_len,
762 var->upper_margin, var->yres, var->lower_margin, var->vsync_len,
763 PICOS2KHZ(var->pixclock));
764
765 /* FIXME: Use user-provided configuration instead of EDID */
766 var->width = width;
767 var->xres = lcd_cfg->xres;
768 var->xres_virtual = lcd_cfg->xres;
769 var->left_margin = lcd_cfg->left_margin;
770 var->right_margin = lcd_cfg->right_margin;
771 var->hsync_len = lcd_cfg->hsync_len;
772 var->height = height;
773 var->yres = lcd_cfg->yres;
774 var->yres_virtual = lcd_cfg->yres * 2;
775 var->upper_margin = lcd_cfg->upper_margin;
776 var->lower_margin = lcd_cfg->lower_margin;
777 var->vsync_len = lcd_cfg->vsync_len;
778 var->sync = lcd_cfg->sync;
779 var->pixclock = lcd_cfg->pixclock;
780
781 hdmi_external_video_param(hdmi);
782}
783
784static irqreturn_t sh_hdmi_hotplug(int irq, void *dev_id)
785{
786 struct sh_hdmi *hdmi = dev_id;
787 u8 status1, status2, mask1, mask2;
788
789 /* mode_b and PLLA and PLLB reset */
790 hdmi_write(hdmi, 0x2C, HDMI_SYSTEM_CTRL);
791
792 /* How long shall reset be held? */
793 udelay(10);
794
795 /* mode_b and PLLA and PLLB reset release */
796 hdmi_write(hdmi, 0x20, HDMI_SYSTEM_CTRL);
797
798 status1 = hdmi_read(hdmi, HDMI_INTERRUPT_STATUS_1);
799 status2 = hdmi_read(hdmi, HDMI_INTERRUPT_STATUS_2);
800
801 mask1 = hdmi_read(hdmi, HDMI_INTERRUPT_MASK_1);
802 mask2 = hdmi_read(hdmi, HDMI_INTERRUPT_MASK_2);
803
804 /* Correct would be to ack only set bits, but the datasheet requires 0xff */
805 hdmi_write(hdmi, 0xFF, HDMI_INTERRUPT_STATUS_1);
806 hdmi_write(hdmi, 0xFF, HDMI_INTERRUPT_STATUS_2);
807
808 if (printk_ratelimit())
809 pr_debug("IRQ #%d: Status #1: 0x%x & 0x%x, #2: 0x%x & 0x%x\n",
810 irq, status1, mask1, status2, mask2);
811
812 if (!((status1 & mask1) | (status2 & mask2))) {
813 return IRQ_NONE;
814 } else if (status1 & 0xc0) {
815 u8 msens;
816
817 /* Datasheet specifies 10ms... */
818 udelay(500);
819
820 msens = hdmi_read(hdmi, HDMI_HOT_PLUG_MSENS_STATUS);
821 pr_debug("MSENS 0x%x\n", msens);
822 /* Check, if hot plug & MSENS pin status are both high */
823 if ((msens & 0xC0) == 0xC0) {
824 /* Display plug in */
825 hdmi->hp_state = HDMI_HOTPLUG_CONNECTED;
826
827 /* Set EDID word address */
828 hdmi_write(hdmi, 0x00, HDMI_EDID_WORD_ADDRESS);
829 /* Set EDID segment pointer */
830 hdmi_write(hdmi, 0x00, HDMI_EDID_SEGMENT_POINTER);
831 /* Enable EDID interrupt */
832 hdmi_write(hdmi, 0xC6, HDMI_INTERRUPT_MASK_1);
833 } else if (!(status1 & 0x80)) {
834 /* Display unplug, beware multiple interrupts */
835 if (hdmi->hp_state != HDMI_HOTPLUG_DISCONNECTED)
836 schedule_delayed_work(&hdmi->edid_work, 0);
837
838 hdmi->hp_state = HDMI_HOTPLUG_DISCONNECTED;
839 /* display_off will switch back to mode_a */
840 }
841 } else if (status1 & 2) {
842 /* EDID error interrupt: retry */
843 /* Set EDID word address */
844 hdmi_write(hdmi, 0x00, HDMI_EDID_WORD_ADDRESS);
845 /* Set EDID segment pointer */
846 hdmi_write(hdmi, 0x00, HDMI_EDID_SEGMENT_POINTER);
847 } else if (status1 & 4) {
848 /* Disable EDID interrupt */
849 hdmi_write(hdmi, 0xC0, HDMI_INTERRUPT_MASK_1);
850 hdmi->hp_state = HDMI_HOTPLUG_EDID_DONE;
851 schedule_delayed_work(&hdmi->edid_work, msecs_to_jiffies(10));
852 }
853
854 return IRQ_HANDLED;
855}
856
857static void hdmi_display_on(void *arg, struct fb_info *info)
858{
859 struct sh_hdmi *hdmi = arg;
860 struct sh_mobile_hdmi_info *pdata = hdmi->dev->platform_data;
861
862 if (info->var.xres != 1280 || info->var.yres != 720) {
863 dev_warn(info->device, "Unsupported framebuffer geometry %ux%u\n",
864 info->var.xres, info->var.yres);
865 return;
866 }
867
868 pr_debug("%s(%p): state %x\n", __func__, pdata->lcd_dev, info->state);
869 /*
870 * FIXME: not a good place to store fb_info. And we cannot nullify it
871 * even on monitor disconnect. What should the lifecycle be?
872 */
873 hdmi->info = info;
874 switch (hdmi->hp_state) {
875 case HDMI_HOTPLUG_EDID_DONE:
876 /* PS mode d->e. All functions are active */
877 hdmi_write(hdmi, 0x80, HDMI_SYSTEM_CTRL);
878 pr_debug("HDMI running\n");
879 break;
880 case HDMI_HOTPLUG_DISCONNECTED:
881 info->state = FBINFO_STATE_SUSPENDED;
882 default:
883 hdmi->var = info->var;
884 }
885}
886
887static void hdmi_display_off(void *arg)
888{
889 struct sh_hdmi *hdmi = arg;
890 struct sh_mobile_hdmi_info *pdata = hdmi->dev->platform_data;
891
892 pr_debug("%s(%p)\n", __func__, pdata->lcd_dev);
893 /* PS mode e->a */
894 hdmi_write(hdmi, 0x10, HDMI_SYSTEM_CTRL);
895}
896
897/* Hotplug interrupt occurred, read EDID */
898static void edid_work_fn(struct work_struct *work)
899{
900 struct sh_hdmi *hdmi = container_of(work, struct sh_hdmi, edid_work.work);
901 struct sh_mobile_hdmi_info *pdata = hdmi->dev->platform_data;
902
903 pr_debug("%s(%p): begin, hotplug status %d\n", __func__,
904 pdata->lcd_dev, hdmi->hp_state);
905
906 if (!pdata->lcd_dev)
907 return;
908
909 if (hdmi->hp_state == HDMI_HOTPLUG_EDID_DONE) {
910 pm_runtime_get_sync(hdmi->dev);
911 /* A device has been plugged in */
912 sh_hdmi_read_edid(hdmi);
913 msleep(10);
914 sh_hdmi_configure(hdmi);
915 /* Switched to another (d) power-save mode */
916 msleep(10);
917
918 if (!hdmi->info)
919 return;
920
921 acquire_console_sem();
922
923 /* HDMI plug in */
924 hdmi->info->var = hdmi->var;
925 if (hdmi->info->state != FBINFO_STATE_RUNNING)
926 fb_set_suspend(hdmi->info, 0);
927 else
928 hdmi_display_on(hdmi, hdmi->info);
929
930 release_console_sem();
931 } else {
932 if (!hdmi->info)
933 return;
934
935 acquire_console_sem();
936
937 /* HDMI disconnect */
938 fb_set_suspend(hdmi->info, 1);
939
940 release_console_sem();
941 pm_runtime_put(hdmi->dev);
942 }
943
944 pr_debug("%s(%p): end\n", __func__, pdata->lcd_dev);
945}
946
947static int __init sh_hdmi_probe(struct platform_device *pdev)
948{
949 struct sh_mobile_hdmi_info *pdata = pdev->dev.platform_data;
950 struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
951 int irq = platform_get_irq(pdev, 0), ret;
952 struct sh_hdmi *hdmi;
953 long rate;
954
955 if (!res || !pdata || irq < 0)
956 return -ENODEV;
957
958 hdmi = kzalloc(sizeof(*hdmi), GFP_KERNEL);
959 if (!hdmi) {
960 dev_err(&pdev->dev, "Cannot allocate device data\n");
961 return -ENOMEM;
962 }
963
1d6be338
KM		 964 ret = snd_soc_register_codec(&pdev->dev,
965 &soc_codec_dev_sh_hdmi, &sh_hdmi_dai, 1);
966 if (ret < 0)
967 goto egetclk;
968
6011bdea
GL		 969 hdmi->dev = &pdev->dev;
970
971 hdmi->hdmi_clk = clk_get(&pdev->dev, "ick");
972 if (IS_ERR(hdmi->hdmi_clk)) {
973 ret = PTR_ERR(hdmi->hdmi_clk);
974 dev_err(&pdev->dev, "Unable to get clock: %d\n", ret);
975 goto egetclk;
976 }
977
978 rate = PICOS2KHZ(pdata->lcd_chan->lcd_cfg.pixclock) * 1000;
979
980 rate = clk_round_rate(hdmi->hdmi_clk, rate);
981 if (rate < 0) {
982 ret = rate;
983 dev_err(&pdev->dev, "Cannot get suitable rate: %ld\n", rate);
984 goto erate;
985 }
986
987 ret = clk_set_rate(hdmi->hdmi_clk, rate);
988 if (ret < 0) {
989 dev_err(&pdev->dev, "Cannot set rate %ld: %d\n", rate, ret);
990 goto erate;
991 }
992
993 pr_debug("HDMI set frequency %lu\n", rate);
994
995 ret = clk_enable(hdmi->hdmi_clk);
996 if (ret < 0) {
997 dev_err(&pdev->dev, "Cannot enable clock: %d\n", ret);
998 goto eclkenable;
999 }
1000
1001 dev_info(&pdev->dev, "Enabled HDMI clock at %luHz\n", rate);
1002
1003 if (!request_mem_region(res->start, resource_size(res), dev_name(&pdev->dev))) {
1004 dev_err(&pdev->dev, "HDMI register region already claimed\n");
1005 ret = -EBUSY;
1006 goto ereqreg;
1007 }
1008
1009 hdmi->base = ioremap(res->start, resource_size(res));
1010 if (!hdmi->base) {
1011 dev_err(&pdev->dev, "HDMI register region already claimed\n");
1012 ret = -ENOMEM;
1013 goto emap;
1014 }
1015
1016 platform_set_drvdata(pdev, hdmi);
1017
1018#if 1
1019 /* Product and revision IDs are 0 in sh-mobile version */
1020 dev_info(&pdev->dev, "Detected HDMI controller 0x%x:0x%x\n",
1021 hdmi_read(hdmi, HDMI_PRODUCT_ID), hdmi_read(hdmi, HDMI_REVISION_ID));
1022#endif
1023
1024 /* Set up LCDC callbacks */
1025 pdata->lcd_chan->board_cfg.board_data = hdmi;
1026 pdata->lcd_chan->board_cfg.display_on = hdmi_display_on;
1027 pdata->lcd_chan->board_cfg.display_off = hdmi_display_off;
1028
1029 INIT_DELAYED_WORK(&hdmi->edid_work, edid_work_fn);
1030
1031 pm_runtime_enable(&pdev->dev);
1032 pm_runtime_resume(&pdev->dev);
1033
1034 ret = request_irq(irq, sh_hdmi_hotplug, 0,
1035 dev_name(&pdev->dev), hdmi);
1036 if (ret < 0) {
1037 dev_err(&pdev->dev, "Unable to request irq: %d\n", ret);
1038 goto ereqirq;
1039 }
1040
1041 return 0;
1042
1043ereqirq:
1044 pm_runtime_disable(&pdev->dev);
1045 iounmap(hdmi->base);
1046emap:
1047 release_mem_region(res->start, resource_size(res));
1048ereqreg:
1049 clk_disable(hdmi->hdmi_clk);
1050eclkenable:
1051erate:
1052 clk_put(hdmi->hdmi_clk);
1053egetclk:
1054 kfree(hdmi);
1055
1056 return ret;
1057}
1058
1059static int __exit sh_hdmi_remove(struct platform_device *pdev)
1060{
1061 struct sh_mobile_hdmi_info *pdata = pdev->dev.platform_data;
1062 struct sh_hdmi *hdmi = platform_get_drvdata(pdev);
1063 struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1064 int irq = platform_get_irq(pdev, 0);
1065
1d6be338
KM		 1066 snd_soc_unregister_codec(&pdev->dev);
1067
6011bdea
GL		 1068 pdata->lcd_chan->board_cfg.display_on = NULL;
1069 pdata->lcd_chan->board_cfg.display_off = NULL;
1070 pdata->lcd_chan->board_cfg.board_data = NULL;
1071
1072 free_irq(irq, hdmi);
1073 pm_runtime_disable(&pdev->dev);
1074 cancel_delayed_work_sync(&hdmi->edid_work);
1075 clk_disable(hdmi->hdmi_clk);
1076 clk_put(hdmi->hdmi_clk);
1077 iounmap(hdmi->base);
1078 release_mem_region(res->start, resource_size(res));
1079 kfree(hdmi);
1080
1081 return 0;
1082}
1083
1084static struct platform_driver sh_hdmi_driver = {
1085 .remove = __exit_p(sh_hdmi_remove),
1086 .driver = {
1087 .name = "sh-mobile-hdmi",
1088 },
1089};
1090
1091static int __init sh_hdmi_init(void)
1092{
1093 return platform_driver_probe(&sh_hdmi_driver, sh_hdmi_probe);
1094}
1095module_init(sh_hdmi_init);
1096
1097static void __exit sh_hdmi_exit(void)
1098{
1099 platform_driver_unregister(&sh_hdmi_driver);
1100}
1101module_exit(sh_hdmi_exit);
1102
1103MODULE_AUTHOR("Guennadi Liakhovetski <[email protected]>");
1104MODULE_DESCRIPTION("SuperH / ARM-shmobile HDMI driver");
1105MODULE_LICENSE("GPL v2");
Empty description
This page took 0.152725 seconds and 4 git commands to generate.