]> Git Repo - linux.git/blame - drivers/net/sky2.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'master'
[linux.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <[email protected]>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 */
25
cd28ab6a 26#include <linux/config.h>
793b883e 27#include <linux/crc32.h>
cd28ab6a
SH		 28#include <linux/kernel.h>
29#include <linux/version.h>
30#include <linux/module.h>
31#include <linux/netdevice.h>
d0bbccfa 32#include <linux/dma-mapping.h>
cd28ab6a
SH		 33#include <linux/etherdevice.h>
34#include <linux/ethtool.h>
35#include <linux/pci.h>
36#include <linux/ip.h>
37#include <linux/tcp.h>
38#include <linux/in.h>
39#include <linux/delay.h>
91c86df5 40#include <linux/workqueue.h>
d1f13708 41#include <linux/if_vlan.h>
d70cd51a 42#include <linux/prefetch.h>
ef743d33 43#include <linux/mii.h>
cd28ab6a
SH		 44
45#include <asm/irq.h>
46
d1f13708
SH		 47#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
48#define SKY2_VLAN_TAG_USED 1
49#endif
50
cd28ab6a
SH		 51#include "sky2.h"
52
53#define DRV_NAME "sky2"
8368f31c 54#define DRV_VERSION "1.1"
cd28ab6a
SH		 55#define PFX DRV_NAME " "
56
57/*
58 * The Yukon II chipset takes 64 bit command blocks (called list elements)
59 * that are organized into three (receive, transmit, status) different rings
60 * similar to Tigon3. A transmit can require several elements;
61 * a receive requires one (or two if using 64 bit dma).
62 */
63
13210ce5 64#define RX_LE_SIZE 512
cd28ab6a 65#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
bea86103 66#define RX_MAX_PENDING (RX_LE_SIZE/2 - 2)
13210ce5 67#define RX_DEF_PENDING RX_MAX_PENDING
82788c7a 68#define RX_SKB_ALIGN 8
793b883e
SH		 69
70#define TX_RING_SIZE 512
71#define TX_DEF_PENDING (TX_RING_SIZE - 1)
72#define TX_MIN_PENDING 64
b19666d9 73#define MAX_SKB_TX_LE (4 + (sizeof(dma_addr_t)/sizeof(u32))*MAX_SKB_FRAGS)
cd28ab6a 74
793b883e 75#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a
SH		 76#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
77#define ETH_JUMBO_MTU 9000
78#define TX_WATCHDOG (5 * HZ)
79#define NAPI_WEIGHT 64
80#define PHY_RETRIES 1000
81
82static const u32 default_msg =
793b883e
SH		 83 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
84 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 85 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 86
793b883e 87static int debug = -1; /* defaults above */
cd28ab6a
SH		 88module_param(debug, int, 0);
89MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
90
bdb5c58e
SH		 91static int copybreak __read_mostly = 256;
92module_param(copybreak, int, 0);
93MODULE_PARM_DESC(copybreak, "Receive copy threshold");
94
fb2690a9
SH		 95static int disable_msi = 0;
96module_param(disable_msi, int, 0);
97MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
98
cd28ab6a 99static const struct pci_device_id sky2_id_table[] = {
793b883e 100 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) },
cd28ab6a
SH		 101 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) },
102 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) },
103 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b01) },
104 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) },
105 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) },
106 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) },
107 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) },
108 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) },
109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) },
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) },
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) },
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) },
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) },
5a5b1ea0 114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) },
cd28ab6a
SH		 115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) },
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) },
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) },
5a5b1ea0 118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) },
cd28ab6a
SH		 119 { 0 }
120};
793b883e 121
cd28ab6a
SH		 122MODULE_DEVICE_TABLE(pci, sky2_id_table);
123
124/* Avoid conditionals by using array */
125static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
126static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
127
92f965e8
SH		 128/* This driver supports yukon2 chipset only */
129static const char *yukon2_name[] = {
130 "XL", /* 0xb3 */
131 "EC Ultra", /* 0xb4 */
132 "UNKNOWN", /* 0xb5 */
133 "EC", /* 0xb6 */
134 "FE", /* 0xb7 */
793b883e
SH		 135};
136
793b883e 137/* Access to external PHY */
ef743d33 138static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 139{
140 int i;
141
142 gma_write16(hw, port, GM_SMI_DATA, val);
143 gma_write16(hw, port, GM_SMI_CTRL,
144 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
145
146 for (i = 0; i < PHY_RETRIES; i++) {
cd28ab6a 147 if (!(gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
ef743d33 148 return 0;
793b883e 149 udelay(1);
cd28ab6a 150 }
ef743d33 151
793b883e 152 printk(KERN_WARNING PFX "%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 153 return -ETIMEDOUT;
cd28ab6a
SH		 154}
155
ef743d33 156static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 157{
158 int i;
159
793b883e 160 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 161 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
162
163 for (i = 0; i < PHY_RETRIES; i++) {
ef743d33
SH		 164 if (gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL) {
165 *val = gma_read16(hw, port, GM_SMI_DATA);
166 return 0;
167 }
168
793b883e 169 udelay(1);
cd28ab6a
SH		 170 }
171
ef743d33
SH		 172 return -ETIMEDOUT;
173}
174
175static u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
176{
177 u16 v;
178
179 if (__gm_phy_read(hw, port, reg, &v) != 0)
180 printk(KERN_WARNING PFX "%s: phy read timeout\n", hw->dev[port]->name);
181 return v;
cd28ab6a
SH		 182}
183
5afa0a9c
SH		 184static int sky2_set_power_state(struct sky2_hw *hw, pci_power_t state)
185{
186 u16 power_control;
187 u32 reg1;
188 int vaux;
189 int ret = 0;
190
191 pr_debug("sky2_set_power_state %d\n", state);
192 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
193
56a645cc 194 power_control = sky2_pci_read16(hw, hw->pm_cap + PCI_PM_PMC);
08c06d8a 195 vaux = (sky2_read16(hw, B0_CTST) & Y2_VAUX_AVAIL) &&
5afa0a9c
SH		 196 (power_control & PCI_PM_CAP_PME_D3cold);
197
56a645cc 198 power_control = sky2_pci_read16(hw, hw->pm_cap + PCI_PM_CTRL);
5afa0a9c
SH		 199
200 power_control |= PCI_PM_CTRL_PME_STATUS;
201 power_control &= ~(PCI_PM_CTRL_STATE_MASK);
202
203 switch (state) {
204 case PCI_D0:
205 /* switch power to VCC (WA for VAUX problem) */
206 sky2_write8(hw, B0_POWER_CTRL,
207 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
208
209 /* disable Core Clock Division, */
210 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
211
212 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
213 /* enable bits are inverted */
214 sky2_write8(hw, B2_Y2_CLK_GATE,
215 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
216 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
217 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
218 else
219 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
220
221 /* Turn off phy power saving */
56a645cc 222 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
5afa0a9c
SH		 223 reg1 &= ~(PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
224
d571b694 225 /* looks like this XL is back asswards .. */
5afa0a9c
SH		 226 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1) {
227 reg1 |= PCI_Y2_PHY1_COMA;
228 if (hw->ports > 1)
229 reg1 |= PCI_Y2_PHY2_COMA;
230 }
977bdf06
SH		 231
232 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
56a645cc
SH		 233 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
234 reg1 = sky2_pci_read32(hw, PCI_DEV_REG4);
977bdf06 235 reg1 &= P_ASPM_CONTROL_MSK;
56a645cc
SH		 236 sky2_pci_write32(hw, PCI_DEV_REG4, reg1);
237 sky2_pci_write32(hw, PCI_DEV_REG5, 0);
977bdf06
SH		 238 }
239
56a645cc 240 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
977bdf06 241
5afa0a9c
SH		 242 break;
243
244 case PCI_D3hot:
245 case PCI_D3cold:
246 /* Turn on phy power saving */
56a645cc 247 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
5afa0a9c
SH		 248 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
249 reg1 &= ~(PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
250 else
251 reg1 |= (PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
56a645cc 252 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
5afa0a9c
SH		 253
254 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
255 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
256 else
257 /* enable bits are inverted */
258 sky2_write8(hw, B2_Y2_CLK_GATE,
259 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
260 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
261 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
262
263 /* switch power to VAUX */
264 if (vaux && state != PCI_D3cold)
265 sky2_write8(hw, B0_POWER_CTRL,
266 (PC_VAUX_ENA | PC_VCC_ENA |
267 PC_VAUX_ON | PC_VCC_OFF));
268 break;
269 default:
270 printk(KERN_ERR PFX "Unknown power state %d\n", state);
271 ret = -1;
272 }
273
56a645cc 274 sky2_pci_write16(hw, hw->pm_cap + PCI_PM_CTRL, power_control);
5afa0a9c
SH		 275 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
276 return ret;
277}
278
cd28ab6a
SH		 279static void sky2_phy_reset(struct sky2_hw *hw, unsigned port)
280{
281 u16 reg;
282
283 /* disable all GMAC IRQ's */
284 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
285 /* disable PHY IRQs */
286 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
793b883e 287
cd28ab6a
SH		 288 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
289 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
290 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
291 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
292
293 reg = gma_read16(hw, port, GM_RX_CTRL);
294 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
295 gma_write16(hw, port, GM_RX_CTRL, reg);
296}
297
298static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
299{
300 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
793b883e 301 u16 ctrl, ct1000, adv, pg, ledctrl, ledover;
cd28ab6a 302
793b883e 303 if (sky2->autoneg == AUTONEG_ENABLE && hw->chip_id != CHIP_ID_YUKON_XL) {
cd28ab6a
SH		 304 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
305
306 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 307 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 308 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
309
310 if (hw->chip_id == CHIP_ID_YUKON_EC)
311 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
312 else
313 ectrl |= PHY_M_EC_M_DSC(2) | PHY_M_EC_S_DSC(3);
314
315 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
316 }
317
318 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
319 if (hw->copper) {
320 if (hw->chip_id == CHIP_ID_YUKON_FE) {
321 /* enable automatic crossover */
322 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
323 } else {
324 /* disable energy detect */
325 ctrl &= ~PHY_M_PC_EN_DET_MSK;
326
327 /* enable automatic crossover */
328 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
329
330 if (sky2->autoneg == AUTONEG_ENABLE &&
331 hw->chip_id == CHIP_ID_YUKON_XL) {
332 ctrl &= ~PHY_M_PC_DSC_MSK;
333 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
334 }
335 }
336 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
337 } else {
338 /* workaround for deviation #4.88 (CRC errors) */
339 /* disable Automatic Crossover */
340
341 ctrl &= ~PHY_M_PC_MDIX_MSK;
342 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
343
344 if (hw->chip_id == CHIP_ID_YUKON_XL) {
345 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
346 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
347 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
348 ctrl &= ~PHY_M_MAC_MD_MSK;
349 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
350 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
351
352 /* select page 1 to access Fiber registers */
353 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
354 }
cd28ab6a
SH		 355 }
356
357 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
358 if (sky2->autoneg == AUTONEG_DISABLE)
359 ctrl &= ~PHY_CT_ANE;
360 else
361 ctrl |= PHY_CT_ANE;
362
363 ctrl |= PHY_CT_RESET;
364 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
365
366 ctrl = 0;
367 ct1000 = 0;
368 adv = PHY_AN_CSMA;
369
370 if (sky2->autoneg == AUTONEG_ENABLE) {
371 if (hw->copper) {
372 if (sky2->advertising & ADVERTISED_1000baseT_Full)
373 ct1000 |= PHY_M_1000C_AFD;
374 if (sky2->advertising & ADVERTISED_1000baseT_Half)
375 ct1000 |= PHY_M_1000C_AHD;
376 if (sky2->advertising & ADVERTISED_100baseT_Full)
377 adv |= PHY_M_AN_100_FD;
378 if (sky2->advertising & ADVERTISED_100baseT_Half)
379 adv |= PHY_M_AN_100_HD;
380 if (sky2->advertising & ADVERTISED_10baseT_Full)
381 adv |= PHY_M_AN_10_FD;
382 if (sky2->advertising & ADVERTISED_10baseT_Half)
383 adv |= PHY_M_AN_10_HD;
793b883e 384 } else /* special defines for FIBER (88E1011S only) */
cd28ab6a
SH		 385 adv |= PHY_M_AN_1000X_AHD | PHY_M_AN_1000X_AFD;
386
387 /* Set Flow-control capabilities */
388 if (sky2->tx_pause && sky2->rx_pause)
793b883e 389 adv |= PHY_AN_PAUSE_CAP; /* symmetric */
cd28ab6a 390 else if (sky2->rx_pause && !sky2->tx_pause)
793b883e 391 adv |= PHY_AN_PAUSE_ASYM | PHY_AN_PAUSE_CAP;
cd28ab6a
SH		 392 else if (!sky2->rx_pause && sky2->tx_pause)
393 adv |= PHY_AN_PAUSE_ASYM; /* local */
394
395 /* Restart Auto-negotiation */
396 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
397 } else {
398 /* forced speed/duplex settings */
399 ct1000 = PHY_M_1000C_MSE;
400
401 if (sky2->duplex == DUPLEX_FULL)
402 ctrl |= PHY_CT_DUP_MD;
403
404 switch (sky2->speed) {
405 case SPEED_1000:
406 ctrl |= PHY_CT_SP1000;
407 break;
408 case SPEED_100:
409 ctrl |= PHY_CT_SP100;
410 break;
411 }
412
413 ctrl |= PHY_CT_RESET;
414 }
415
416 if (hw->chip_id != CHIP_ID_YUKON_FE)
417 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
418
419 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
420 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
421
422 /* Setup Phy LED's */
423 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
424 ledover = 0;
425
426 switch (hw->chip_id) {
427 case CHIP_ID_YUKON_FE:
428 /* on 88E3082 these bits are at 11..9 (shifted left) */
429 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
430
431 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
432
433 /* delete ACT LED control bits */
434 ctrl &= ~PHY_M_FELP_LED1_MSK;
435 /* change ACT LED control to blink mode */
436 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
437 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
438 break;
439
440 case CHIP_ID_YUKON_XL:
793b883e 441 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 442
443 /* select page 3 to access LED control register */
444 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
445
446 /* set LED Function Control register */
793b883e
SH		 447 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
448 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
449 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
450 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 451
452 /* set Polarity Control register */
453 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 454 (PHY_M_POLC_LS1_P_MIX(4) |
455 PHY_M_POLC_IS0_P_MIX(4) |
456 PHY_M_POLC_LOS_CTRL(2) |
457 PHY_M_POLC_INIT_CTRL(2) |
458 PHY_M_POLC_STA1_CTRL(2) |
459 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 460
461 /* restore page register */
793b883e 462 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 463 break;
464
465 default:
466 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
467 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
468 /* turn off the Rx LED (LED_RX) */
469 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
470 }
471
977bdf06
SH		 472 if (hw->chip_id == CHIP_ID_YUKON_EC_U && hw->chip_rev >= 2) {
473 /* apply fixes in PHY AFE */
474 gm_phy_write(hw, port, 22, 255);
475 /* increase differential signal amplitude in 10BASE-T */
476 gm_phy_write(hw, port, 24, 0xaa99);
477 gm_phy_write(hw, port, 23, 0x2011);
cd28ab6a 478
977bdf06
SH		 479 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
480 gm_phy_write(hw, port, 24, 0xa204);
481 gm_phy_write(hw, port, 23, 0x2002);
482
483 /* set page register to 0 */
484 gm_phy_write(hw, port, 22, 0);
485 } else {
486 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 487
977bdf06
SH		 488 if (sky2->autoneg == AUTONEG_DISABLE || sky2->speed == SPEED_100) {
489 /* turn on 100 Mbps LED (LED_LINK100) */
490 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
491 }
cd28ab6a 492
977bdf06
SH		 493 if (ledover)
494 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
495
496 }
d571b694 497 /* Enable phy interrupt on auto-negotiation complete (or link up) */
cd28ab6a
SH		 498 if (sky2->autoneg == AUTONEG_ENABLE)
499 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
500 else
501 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
502}
503
1b537565
SH		 504/* Force a renegotiation */
505static void sky2_phy_reinit(struct sky2_port *sky2)
506{
e07b1aa8 507 spin_lock_bh(&sky2->phy_lock);
1b537565 508 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 509 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 510}
511
cd28ab6a
SH		 512static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
513{
514 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
515 u16 reg;
516 int i;
517 const u8 *addr = hw->dev[port]->dev_addr;
518
42eeea01
SH		 519 sky2_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
520 sky2_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR|GPC_ENA_PAUSE);
cd28ab6a
SH		 521
522 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
523
793b883e 524 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 525 /* WA DEV_472 -- looks like crossed wires on port 2 */
526 /* clear GMAC 1 Control reset */
527 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
528 do {
529 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
530 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
531 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
532 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
533 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
534 }
535
cd28ab6a
SH		 536 if (sky2->autoneg == AUTONEG_DISABLE) {
537 reg = gma_read16(hw, port, GM_GP_CTRL);
538 reg |= GM_GPCR_AU_ALL_DIS;
539 gma_write16(hw, port, GM_GP_CTRL, reg);
540 gma_read16(hw, port, GM_GP_CTRL);
541
cd28ab6a
SH		 542 switch (sky2->speed) {
543 case SPEED_1000:
6f4c56b2 544 reg &= ~GM_GPCR_SPEED_100;
cd28ab6a 545 reg |= GM_GPCR_SPEED_1000;
6f4c56b2 546 break;
cd28ab6a 547 case SPEED_100:
6f4c56b2 548 reg &= ~GM_GPCR_SPEED_1000;
cd28ab6a 549 reg |= GM_GPCR_SPEED_100;
6f4c56b2
SH		 550 break;
551 case SPEED_10:
552 reg &= ~(GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100);
553 break;
cd28ab6a
SH		 554 }
555
556 if (sky2->duplex == DUPLEX_FULL)
557 reg |= GM_GPCR_DUP_FULL;
558 } else
559 reg = GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100 | GM_GPCR_DUP_FULL;
560
561 if (!sky2->tx_pause && !sky2->rx_pause) {
562 sky2_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e
SH		 563 reg |=
564 GM_GPCR_FC_TX_DIS | GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
565 } else if (sky2->tx_pause && !sky2->rx_pause) {
cd28ab6a
SH		 566 /* disable Rx flow-control */
567 reg |= GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
568 }
569
570 gma_write16(hw, port, GM_GP_CTRL, reg);
571
793b883e 572 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 573
e07b1aa8 574 spin_lock_bh(&sky2->phy_lock);
cd28ab6a 575 sky2_phy_init(hw, port);
e07b1aa8 576 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 577
578 /* MIB clear */
579 reg = gma_read16(hw, port, GM_PHY_ADDR);
580 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
581
582 for (i = 0; i < GM_MIB_CNT_SIZE; i++)
793b883e 583 gma_read16(hw, port, GM_MIB_CNT_BASE + 8 * i);
cd28ab6a
SH		 584 gma_write16(hw, port, GM_PHY_ADDR, reg);
585
586 /* transmit control */
587 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
588
589 /* receive control reg: unicast + multicast + no FCS */
590 gma_write16(hw, port, GM_RX_CTRL,
793b883e 591 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 592
593 /* transmit flow control */
594 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
595
596 /* transmit parameter */
597 gma_write16(hw, port, GM_TX_PARAM,
598 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
599 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
600 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
601 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
602
603 /* serial mode register */
604 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 605 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 606
6b1a3aef 607 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 608 reg |= GM_SMOD_JUMBO_ENA;
609
610 gma_write16(hw, port, GM_SERIAL_MODE, reg);
611
cd28ab6a
SH		 612 /* virtual address for data */
613 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
614
793b883e
SH		 615 /* physical address: used for pause frames */
616 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
617
618 /* ignore counter overflows */
cd28ab6a
SH		 619 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
620 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
621 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
622
623 /* Configure Rx MAC FIFO */
624 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
70f1be48
SH		 625 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
626 GMF_OPER_ON | GMF_RX_F_FL_ON);
cd28ab6a 627
d571b694 628 /* Flush Rx MAC FIFO on any flow control or error */
42eeea01 629 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
cd28ab6a 630
793b883e
SH		 631 /* Set threshold to 0xa (64 bytes)
632 * ASF disabled so no need to do WA dev #4.30
cd28ab6a
SH		 633 */
634 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), RX_GMF_FL_THR_DEF);
635
636 /* Configure Tx MAC FIFO */
637 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
638 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0
SH		 639
640 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
641 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
642 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
643 if (hw->dev[port]->mtu > ETH_DATA_LEN) {
644 /* set Tx GMAC FIFO Almost Empty Threshold */
645 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR), 0x180);
646 /* Disable Store & Forward mode for TX */
647 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
648 }
649 }
650
cd28ab6a
SH		 651}
652
1c28f6ba
SH		 653/* Assign Ram Buffer allocation.
654 * start and end are in units of 4k bytes
655 * ram registers are in units of 64bit words
656 */
657static void sky2_ramset(struct sky2_hw *hw, u16 q, u8 startk, u8 endk)
cd28ab6a 658{
1c28f6ba 659 u32 start, end;
cd28ab6a 660
1c28f6ba
SH		 661 start = startk * 4096/8;
662 end = (endk * 4096/8) - 1;
793b883e 663
cd28ab6a
SH		 664 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
665 sky2_write32(hw, RB_ADDR(q, RB_START), start);
666 sky2_write32(hw, RB_ADDR(q, RB_END), end);
667 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
668 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
669
670 if (q == Q_R1 || q == Q_R2) {
1c28f6ba
SH		 671 u32 space = (endk - startk) * 4096/8;
672 u32 tp = space - space/4;
793b883e 673
1c28f6ba
SH		 674 /* On receive queue's set the thresholds
675 * give receiver priority when > 3/4 full
676 * send pause when down to 2K
677 */
678 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
679 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 680
1c28f6ba
SH		 681 tp = space - 2048/8;
682 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
683 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 684 } else {
685 /* Enable store & forward on Tx queue's because
686 * Tx FIFO is only 1K on Yukon
687 */
688 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
689 }
690
691 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 692 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 693}
694
cd28ab6a 695/* Setup Bus Memory Interface */
af4ed7e6 696static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 697{
698 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
699 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
700 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 701 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 702}
703
cd28ab6a
SH		 704/* Setup prefetch unit registers. This is the interface between
705 * hardware and driver list elements
706 */
8cc048e3 707static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
cd28ab6a
SH		 708 u64 addr, u32 last)
709{
cd28ab6a
SH		 710 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
711 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
712 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), addr >> 32);
713 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), (u32) addr);
714 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
715 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 716
717 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 718}
719
793b883e
SH		 720static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2)
721{
722 struct sky2_tx_le *le = sky2->tx_le + sky2->tx_prod;
723
724 sky2->tx_prod = (sky2->tx_prod + 1) % TX_RING_SIZE;
725 return le;
726}
cd28ab6a 727
290d4de5
SH		 728/* Update chip's next pointer */
729static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 730{
762c2de2 731 wmb();
290d4de5 732 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
762c2de2 733 mmiowb();
cd28ab6a
SH		 734}
735
793b883e 736
cd28ab6a
SH		 737static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
738{
739 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
740 sky2->rx_put = (sky2->rx_put + 1) % RX_LE_SIZE;
741 return le;
742}
743
a018e330
SH		 744/* Return high part of DMA address (could be 32 or 64 bit) */
745static inline u32 high32(dma_addr_t a)
746{
a036119f 747 return sizeof(a) > sizeof(u32) ? (a >> 16) >> 16 : 0;
a018e330
SH		 748}
749
793b883e 750/* Build description to hardware about buffer */
28bd181a 751static void sky2_rx_add(struct sky2_port *sky2, dma_addr_t map)
cd28ab6a
SH		 752{
753 struct sky2_rx_le *le;
734d1868
SH		 754 u32 hi = high32(map);
755 u16 len = sky2->rx_bufsize;
cd28ab6a 756
793b883e 757 if (sky2->rx_addr64 != hi) {
cd28ab6a 758 le = sky2_next_rx(sky2);
793b883e 759 le->addr = cpu_to_le32(hi);
cd28ab6a
SH		 760 le->ctrl = 0;
761 le->opcode = OP_ADDR64 | HW_OWNER;
734d1868 762 sky2->rx_addr64 = high32(map + len);
cd28ab6a 763 }
793b883e 764
cd28ab6a 765 le = sky2_next_rx(sky2);
734d1868
SH		 766 le->addr = cpu_to_le32((u32) map);
767 le->length = cpu_to_le16(len);
cd28ab6a
SH		 768 le->ctrl = 0;
769 le->opcode = OP_PACKET | HW_OWNER;
770}
771
793b883e 772
cd28ab6a
SH		 773/* Tell chip where to start receive checksum.
774 * Actually has two checksums, but set both same to avoid possible byte
775 * order problems.
776 */
793b883e 777static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a
SH		 778{
779 struct sky2_rx_le *le;
780
cd28ab6a 781 le = sky2_next_rx(sky2);
793b883e 782 le->addr = (ETH_HLEN << 16) | ETH_HLEN;
cd28ab6a
SH		 783 le->ctrl = 0;
784 le->opcode = OP_TCPSTART | HW_OWNER;
793b883e 785
793b883e
SH		 786 sky2_write32(sky2->hw,
787 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
788 sky2->rx_csum ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 789
790}
791
6b1a3aef
SH		 792/*
793 * The RX Stop command will not work for Yukon-2 if the BMU does not
794 * reach the end of packet and since we can't make sure that we have
795 * incoming data, we must reset the BMU while it is not doing a DMA
796 * transfer. Since it is possible that the RX path is still active,
797 * the RX RAM buffer will be stopped first, so any possible incoming
798 * data will not trigger a DMA. After the RAM buffer is stopped, the
799 * BMU is polled until any DMA in progress is ended and only then it
800 * will be reset.
801 */
802static void sky2_rx_stop(struct sky2_port *sky2)
803{
804 struct sky2_hw *hw = sky2->hw;
805 unsigned rxq = rxqaddr[sky2->port];
806 int i;
807
808 /* disable the RAM Buffer receive queue */
809 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
810
811 for (i = 0; i < 0xffff; i++)
812 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
813 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
814 goto stopped;
815
816 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
817 sky2->netdev->name);
818stopped:
819 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
820
821 /* reset the Rx prefetch unit */
822 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
823}
793b883e 824
d571b694 825/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 826static void sky2_rx_clean(struct sky2_port *sky2)
827{
828 unsigned i;
829
830 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 831 for (i = 0; i < sky2->rx_pending; i++) {
cd28ab6a
SH		 832 struct ring_info *re = sky2->rx_ring + i;
833
834 if (re->skb) {
793b883e 835 pci_unmap_single(sky2->hw->pdev,
734d1868 836 re->mapaddr, sky2->rx_bufsize,
cd28ab6a
SH		 837 PCI_DMA_FROMDEVICE);
838 kfree_skb(re->skb);
839 re->skb = NULL;
840 }
841 }
842}
843
ef743d33
SH		 844/* Basic MII support */
845static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
846{
847 struct mii_ioctl_data *data = if_mii(ifr);
848 struct sky2_port *sky2 = netdev_priv(dev);
849 struct sky2_hw *hw = sky2->hw;
850 int err = -EOPNOTSUPP;
851
852 if (!netif_running(dev))
853 return -ENODEV; /* Phy still in reset */
854
d89e1343 855 switch (cmd) {
ef743d33
SH		 856 case SIOCGMIIPHY:
857 data->phy_id = PHY_ADDR_MARV;
858
859 /* fallthru */
860 case SIOCGMIIREG: {
861 u16 val = 0;
91c86df5 862
e07b1aa8 863 spin_lock_bh(&sky2->phy_lock);
ef743d33 864 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 865 spin_unlock_bh(&sky2->phy_lock);
91c86df5 866
ef743d33
SH		 867 data->val_out = val;
868 break;
869 }
870
871 case SIOCSMIIREG:
872 if (!capable(CAP_NET_ADMIN))
873 return -EPERM;
874
e07b1aa8 875 spin_lock_bh(&sky2->phy_lock);
ef743d33
SH		 876 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
877 data->val_in);
e07b1aa8 878 spin_unlock_bh(&sky2->phy_lock);
ef743d33
SH		 879 break;
880 }
881 return err;
882}
883
d1f13708
SH		 884#ifdef SKY2_VLAN_TAG_USED
885static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
886{
887 struct sky2_port *sky2 = netdev_priv(dev);
888 struct sky2_hw *hw = sky2->hw;
889 u16 port = sky2->port;
d1f13708 890
302d1252 891 spin_lock_bh(&sky2->tx_lock);
d1f13708
SH		 892
893 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), RX_VLAN_STRIP_ON);
894 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_VLAN_TAG_ON);
895 sky2->vlgrp = grp;
896
302d1252 897 spin_unlock_bh(&sky2->tx_lock);
d1f13708
SH		 898}
899
900static void sky2_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
901{
902 struct sky2_port *sky2 = netdev_priv(dev);
903 struct sky2_hw *hw = sky2->hw;
904 u16 port = sky2->port;
d1f13708 905
302d1252 906 spin_lock_bh(&sky2->tx_lock);
d1f13708
SH		 907
908 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), RX_VLAN_STRIP_OFF);
909 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_VLAN_TAG_OFF);
910 if (sky2->vlgrp)
911 sky2->vlgrp->vlan_devices[vid] = NULL;
912
302d1252 913 spin_unlock_bh(&sky2->tx_lock);
d1f13708
SH		 914}
915#endif
916
82788c7a
SH		 917/*
918 * It appears the hardware has a bug in the FIFO logic that
919 * cause it to hang if the FIFO gets overrun and the receive buffer
920 * is not aligned. ALso alloc_skb() won't align properly if slab
921 * debugging is enabled.
922 */
923static inline struct sk_buff *sky2_alloc_skb(unsigned int size, gfp_t gfp_mask)
924{
925 struct sk_buff *skb;
926
927 skb = alloc_skb(size + RX_SKB_ALIGN, gfp_mask);
928 if (likely(skb)) {
929 unsigned long p = (unsigned long) skb->data;
930 skb_reserve(skb,
931 ((p + RX_SKB_ALIGN - 1) & ~(RX_SKB_ALIGN - 1)) - p);
932 }
933
934 return skb;
935}
936
cd28ab6a
SH		 937/*
938 * Allocate and setup receiver buffer pool.
939 * In case of 64 bit dma, there are 2X as many list elements
940 * available as ring entries
941 * and need to reserve one list element so we don't wrap around.
942 */
6b1a3aef 943static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 944{
6b1a3aef 945 struct sky2_hw *hw = sky2->hw;
6b1a3aef
SH		 946 unsigned rxq = rxqaddr[sky2->port];
947 int i;
cd28ab6a 948
6b1a3aef 949 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 950 sky2_qset(hw, rxq);
977bdf06
SH		 951
952 if (hw->chip_id == CHIP_ID_YUKON_EC_U && hw->chip_rev >= 2) {
953 /* MAC Rx RAM Read is controlled by hardware */
954 sky2_write32(hw, Q_ADDR(rxq, Q_F), F_M_RX_RAM_DIS);
955 }
956
6b1a3aef
SH		 957 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
958
959 rx_set_checksum(sky2);
793b883e 960 for (i = 0; i < sky2->rx_pending; i++) {
cd28ab6a 961 struct ring_info *re = sky2->rx_ring + i;
cd28ab6a 962
82788c7a 963 re->skb = sky2_alloc_skb(sky2->rx_bufsize, GFP_KERNEL);
cd28ab6a
SH		 964 if (!re->skb)
965 goto nomem;
966
6b1a3aef 967 re->mapaddr = pci_map_single(hw->pdev, re->skb->data,
734d1868
SH		 968 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
969 sky2_rx_add(sky2, re->mapaddr);
cd28ab6a
SH		 970 }
971
70f1be48
SH		 972 /* Truncate oversize frames */
973 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), sky2->rx_bufsize - 8);
974 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
975
6b1a3aef
SH		 976 /* Tell chip about available buffers */
977 sky2_write16(hw, Y2_QADDR(rxq, PREF_UNIT_PUT_IDX), sky2->rx_put);
cd28ab6a
SH		 978 return 0;
979nomem:
980 sky2_rx_clean(sky2);
981 return -ENOMEM;
982}
983
984/* Bring up network interface. */
985static int sky2_up(struct net_device *dev)
986{
987 struct sky2_port *sky2 = netdev_priv(dev);
988 struct sky2_hw *hw = sky2->hw;
989 unsigned port = sky2->port;
e07b1aa8 990 u32 ramsize, rxspace, imask;
cd28ab6a
SH		 991 int err = -ENOMEM;
992
993 if (netif_msg_ifup(sky2))
994 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
995
996 /* must be power of 2 */
997 sky2->tx_le = pci_alloc_consistent(hw->pdev,
793b883e
SH		 998 TX_RING_SIZE *
999 sizeof(struct sky2_tx_le),
cd28ab6a
SH		 1000 &sky2->tx_le_map);
1001 if (!sky2->tx_le)
1002 goto err_out;
1003
6cdbbdf3 1004 sky2->tx_ring = kcalloc(TX_RING_SIZE, sizeof(struct tx_ring_info),
cd28ab6a
SH		 1005 GFP_KERNEL);
1006 if (!sky2->tx_ring)
1007 goto err_out;
1008 sky2->tx_prod = sky2->tx_cons = 0;
cd28ab6a
SH		 1009
1010 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1011 &sky2->rx_le_map);
1012 if (!sky2->rx_le)
1013 goto err_out;
1014 memset(sky2->rx_le, 0, RX_LE_BYTES);
1015
6cdbbdf3 1016 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct ring_info),
cd28ab6a
SH		 1017 GFP_KERNEL);
1018 if (!sky2->rx_ring)
1019 goto err_out;
1020
1021 sky2_mac_init(hw, port);
1022
1c28f6ba
SH		 1023 /* Determine available ram buffer space (in 4K blocks).
1024 * Note: not sure about the FE setting below yet
1025 */
1026 if (hw->chip_id == CHIP_ID_YUKON_FE)
1027 ramsize = 4;
1028 else
1029 ramsize = sky2_read8(hw, B2_E_0);
1030
1031 /* Give transmitter one third (rounded up) */
1032 rxspace = ramsize - (ramsize + 2) / 3;
cd28ab6a 1033
cd28ab6a 1034 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1c28f6ba 1035 sky2_ramset(hw, txqaddr[port], rxspace, ramsize);
cd28ab6a 1036
793b883e
SH		 1037 /* Make sure SyncQ is disabled */
1038 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1039 RB_RST_SET);
1040
af4ed7e6 1041 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1042
977bdf06
SH		 1043 /* Set almost empty threshold */
1044 if (hw->chip_id == CHIP_ID_YUKON_EC_U && hw->chip_rev == 1)
1045 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), 0x1a0);
5a5b1ea0 1046
6b1a3aef
SH		 1047 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1048 TX_RING_SIZE - 1);
cd28ab6a 1049
6b1a3aef 1050 err = sky2_rx_start(sky2);
cd28ab6a
SH		 1051 if (err)
1052 goto err_out;
1053
cd28ab6a 1054 /* Enable interrupts from phy/mac for port */
e07b1aa8
SH		 1055 imask = sky2_read32(hw, B0_IMSK);
1056 imask |= (port == 0) ? Y2_IS_PORT_1 : Y2_IS_PORT_2;
1057 sky2_write32(hw, B0_IMSK, imask);
1058
cd28ab6a
SH		 1059 return 0;
1060
1061err_out:
1b537565 1062 if (sky2->rx_le) {
cd28ab6a
SH		 1063 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1064 sky2->rx_le, sky2->rx_le_map);
1b537565
SH		 1065 sky2->rx_le = NULL;
1066 }
1067 if (sky2->tx_le) {
cd28ab6a
SH		 1068 pci_free_consistent(hw->pdev,
1069 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1070 sky2->tx_le, sky2->tx_le_map);
1b537565
SH		 1071 sky2->tx_le = NULL;
1072 }
1073 kfree(sky2->tx_ring);
1074 kfree(sky2->rx_ring);
cd28ab6a 1075
1b537565
SH		 1076 sky2->tx_ring = NULL;
1077 sky2->rx_ring = NULL;
cd28ab6a
SH		 1078 return err;
1079}
1080
793b883e
SH		 1081/* Modular subtraction in ring */
1082static inline int tx_dist(unsigned tail, unsigned head)
1083{
129372d0 1084 return (head - tail) % TX_RING_SIZE;
793b883e 1085}
cd28ab6a 1086
793b883e
SH		 1087/* Number of list elements available for next tx */
1088static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1089{
793b883e 1090 return sky2->tx_pending - tx_dist(sky2->tx_cons, sky2->tx_prod);
cd28ab6a
SH		 1091}
1092
793b883e 1093/* Estimate of number of transmit list elements required */
28bd181a 1094static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1095{
793b883e
SH		 1096 unsigned count;
1097
1098 count = sizeof(dma_addr_t) / sizeof(u32);
1099 count += skb_shinfo(skb)->nr_frags * count;
1100
1101 if (skb_shinfo(skb)->tso_size)
1102 ++count;
1103
0e3ff6aa 1104 if (skb->ip_summed == CHECKSUM_HW)
793b883e
SH		 1105 ++count;
1106
1107 return count;
cd28ab6a
SH		 1108}
1109
793b883e
SH		 1110/*
1111 * Put one packet in ring for transmit.
1112 * A single packet can generate multiple list elements, and
1113 * the number of ring elements will probably be less than the number
1114 * of list elements used.
f2e46561
SH		 1115 *
1116 * No BH disabling for tx_lock here (like tg3)
793b883e 1117 */
cd28ab6a
SH		 1118static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1119{
1120 struct sky2_port *sky2 = netdev_priv(dev);
1121 struct sky2_hw *hw = sky2->hw;
d1f13708 1122 struct sky2_tx_le *le = NULL;
6cdbbdf3 1123 struct tx_ring_info *re;
cd28ab6a 1124 unsigned i, len;
b19666d9 1125 int avail;
cd28ab6a
SH		 1126 dma_addr_t mapping;
1127 u32 addr64;
1128 u16 mss;
1129 u8 ctrl;
1130
302d1252
SH		 1131 /* No BH disabling for tx_lock here. We are running in BH disabled
1132 * context and TX reclaim runs via poll inside of a software
1133 * interrupt, and no related locks in IRQ processing.
1134 */
f2e46561 1135 if (!spin_trylock(&sky2->tx_lock))
cd28ab6a
SH		 1136 return NETDEV_TX_LOCKED;
1137
793b883e 1138 if (unlikely(tx_avail(sky2) < tx_le_req(skb))) {
8c463ef7
SH		 1139 /* There is a known but harmless race with lockless tx
1140 * and netif_stop_queue.
1141 */
1142 if (!netif_queue_stopped(dev)) {
1143 netif_stop_queue(dev);
3be92a70
SH		 1144 if (net_ratelimit())
1145 printk(KERN_WARNING PFX "%s: ring full when queue awake!\n",
1146 dev->name);
8c463ef7 1147 }
f2e46561 1148 spin_unlock(&sky2->tx_lock);
cd28ab6a 1149
cd28ab6a
SH		 1150 return NETDEV_TX_BUSY;
1151 }
1152
793b883e 1153 if (unlikely(netif_msg_tx_queued(sky2)))
cd28ab6a
SH		 1154 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
1155 dev->name, sky2->tx_prod, skb->len);
1156
cd28ab6a
SH		 1157 len = skb_headlen(skb);
1158 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
a018e330 1159 addr64 = high32(mapping);
793b883e
SH		 1160
1161 re = sky2->tx_ring + sky2->tx_prod;
1162
a018e330
SH		 1163 /* Send high bits if changed or crosses boundary */
1164 if (addr64 != sky2->tx_addr64 || high32(mapping + len) != sky2->tx_addr64) {
793b883e
SH		 1165 le = get_tx_le(sky2);
1166 le->tx.addr = cpu_to_le32(addr64);
1167 le->ctrl = 0;
1168 le->opcode = OP_ADDR64 | HW_OWNER;
a018e330 1169 sky2->tx_addr64 = high32(mapping + len);
793b883e 1170 }
cd28ab6a
SH		 1171
1172 /* Check for TCP Segmentation Offload */
1173 mss = skb_shinfo(skb)->tso_size;
793b883e 1174 if (mss != 0) {
cd28ab6a
SH		 1175 /* just drop the packet if non-linear expansion fails */
1176 if (skb_header_cloned(skb) &&
1177 pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
793b883e
SH		 1178 dev_kfree_skb_any(skb);
1179 goto out_unlock;
cd28ab6a
SH		 1180 }
1181
1182 mss += ((skb->h.th->doff - 5) * 4); /* TCP options */
1183 mss += (skb->nh.iph->ihl * 4) + sizeof(struct tcphdr);
1184 mss += ETH_HLEN;
793b883e 1185 }
cd28ab6a 1186
793b883e 1187 if (mss != sky2->tx_last_mss) {
cd28ab6a
SH		 1188 le = get_tx_le(sky2);
1189 le->tx.tso.size = cpu_to_le16(mss);
793b883e 1190 le->tx.tso.rsvd = 0;
cd28ab6a 1191 le->opcode = OP_LRGLEN | HW_OWNER;
cd28ab6a 1192 le->ctrl = 0;
793b883e 1193 sky2->tx_last_mss = mss;
cd28ab6a
SH		 1194 }
1195
cd28ab6a 1196 ctrl = 0;
d1f13708
SH		 1197#ifdef SKY2_VLAN_TAG_USED
1198 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1199 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1200 if (!le) {
1201 le = get_tx_le(sky2);
1202 le->tx.addr = 0;
1203 le->opcode = OP_VLAN|HW_OWNER;
1204 le->ctrl = 0;
1205 } else
1206 le->opcode |= OP_VLAN;
1207 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1208 ctrl |= INS_VLAN;
1209 }
1210#endif
1211
1212 /* Handle TCP checksum offload */
cd28ab6a 1213 if (skb->ip_summed == CHECKSUM_HW) {
793b883e
SH		 1214 u16 hdr = skb->h.raw - skb->data;
1215 u16 offset = hdr + skb->csum;
cd28ab6a
SH		 1216
1217 ctrl = CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1218 if (skb->nh.iph->protocol == IPPROTO_UDP)
1219 ctrl |= UDPTCP;
1220
1221 le = get_tx_le(sky2);
1222 le->tx.csum.start = cpu_to_le16(hdr);
793b883e
SH		 1223 le->tx.csum.offset = cpu_to_le16(offset);
1224 le->length = 0; /* initial checksum value */
cd28ab6a 1225 le->ctrl = 1; /* one packet */
793b883e 1226 le->opcode = OP_TCPLISW | HW_OWNER;
cd28ab6a
SH		 1227 }
1228
1229 le = get_tx_le(sky2);
1230 le->tx.addr = cpu_to_le32((u32) mapping);
1231 le->length = cpu_to_le16(len);
1232 le->ctrl = ctrl;
793b883e 1233 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1234
793b883e 1235 /* Record the transmit mapping info */
cd28ab6a 1236 re->skb = skb;
6cdbbdf3 1237 pci_unmap_addr_set(re, mapaddr, mapping);
cd28ab6a
SH		 1238
1239 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
1240 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
6cdbbdf3 1241 struct tx_ring_info *fre;
cd28ab6a
SH		 1242
1243 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1244 frag->size, PCI_DMA_TODEVICE);
a036119f 1245 addr64 = high32(mapping);
793b883e
SH		 1246 if (addr64 != sky2->tx_addr64) {
1247 le = get_tx_le(sky2);
1248 le->tx.addr = cpu_to_le32(addr64);
1249 le->ctrl = 0;
1250 le->opcode = OP_ADDR64 | HW_OWNER;
1251 sky2->tx_addr64 = addr64;
cd28ab6a
SH		 1252 }
1253
1254 le = get_tx_le(sky2);
1255 le->tx.addr = cpu_to_le32((u32) mapping);
1256 le->length = cpu_to_le16(frag->size);
1257 le->ctrl = ctrl;
793b883e 1258 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1259
793b883e
SH		 1260 fre = sky2->tx_ring
1261 + ((re - sky2->tx_ring) + i + 1) % TX_RING_SIZE;
6cdbbdf3 1262 pci_unmap_addr_set(fre, mapaddr, mapping);
cd28ab6a 1263 }
6cdbbdf3 1264
793b883e 1265 re->idx = sky2->tx_prod;
cd28ab6a
SH		 1266 le->ctrl |= EOP;
1267
b19666d9
SH		 1268 avail = tx_avail(sky2);
1269 if (mss != 0 || avail < TX_MIN_PENDING) {
1270 le->ctrl |= FRC_STAT;
1271 if (avail <= MAX_SKB_TX_LE)
1272 netif_stop_queue(dev);
1273 }
1274
290d4de5 1275 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1276
793b883e 1277out_unlock:
f2e46561 1278 spin_unlock(&sky2->tx_lock);
cd28ab6a
SH		 1279
1280 dev->trans_start = jiffies;
1281 return NETDEV_TX_OK;
1282}
1283
cd28ab6a 1284/*
793b883e
SH		 1285 * Free ring elements from starting at tx_cons until "done"
1286 *
1287 * NB: the hardware will tell us about partial completion of multi-part
d571b694 1288 * buffers; these are deferred until completion.
cd28ab6a 1289 */
d11c13e7 1290static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1291{
d11c13e7 1292 struct net_device *dev = sky2->netdev;
af2a58ac
SH		 1293 struct pci_dev *pdev = sky2->hw->pdev;
1294 u16 nxt, put;
793b883e 1295 unsigned i;
cd28ab6a 1296
0e3ff6aa 1297 BUG_ON(done >= TX_RING_SIZE);
2224795d 1298
d11c13e7 1299 if (unlikely(netif_msg_tx_done(sky2)))
d571b694 1300 printk(KERN_DEBUG "%s: tx done, up to %u\n",
d11c13e7 1301 dev->name, done);
cd28ab6a 1302
af2a58ac
SH		 1303 for (put = sky2->tx_cons; put != done; put = nxt) {
1304 struct tx_ring_info *re = sky2->tx_ring + put;
1305 struct sk_buff *skb = re->skb;
cd28ab6a 1306
d89e1343 1307 nxt = re->idx;
af2a58ac 1308 BUG_ON(nxt >= TX_RING_SIZE);
d70cd51a 1309 prefetch(sky2->tx_ring + nxt);
cd28ab6a 1310
793b883e 1311 /* Check for partial status */
af2a58ac
SH		 1312 if (tx_dist(put, done) < tx_dist(put, nxt))
1313 break;
793b883e
SH		 1314
1315 skb = re->skb;
af2a58ac 1316 pci_unmap_single(pdev, pci_unmap_addr(re, mapaddr),
734d1868 1317 skb_headlen(skb), PCI_DMA_TODEVICE);
793b883e
SH		 1318
1319 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
6cdbbdf3 1320 struct tx_ring_info *fre;
af2a58ac
SH		 1321 fre = sky2->tx_ring + (put + i + 1) % TX_RING_SIZE;
1322 pci_unmap_page(pdev, pci_unmap_addr(fre, mapaddr),
d89e1343 1323 skb_shinfo(skb)->frags[i].size,
734d1868 1324 PCI_DMA_TODEVICE);
cd28ab6a
SH		 1325 }
1326
cd28ab6a 1327 dev_kfree_skb_any(skb);
793b883e 1328 }
793b883e 1329
af2a58ac 1330 sky2->tx_cons = put;
8f24664d 1331 if (tx_avail(sky2) > MAX_SKB_TX_LE)
cd28ab6a 1332 netif_wake_queue(dev);
cd28ab6a
SH		 1333}
1334
1335/* Cleanup all untransmitted buffers, assume transmitter not running */
13b97b74 1336static void sky2_tx_clean(struct sky2_port *sky2)
cd28ab6a 1337{
302d1252 1338 spin_lock_bh(&sky2->tx_lock);
d11c13e7 1339 sky2_tx_complete(sky2, sky2->tx_prod);
302d1252 1340 spin_unlock_bh(&sky2->tx_lock);
cd28ab6a
SH		 1341}
1342
1343/* Network shutdown */
1344static int sky2_down(struct net_device *dev)
1345{
1346 struct sky2_port *sky2 = netdev_priv(dev);
1347 struct sky2_hw *hw = sky2->hw;
1348 unsigned port = sky2->port;
1349 u16 ctrl;
e07b1aa8 1350 u32 imask;
cd28ab6a 1351
1b537565
SH		 1352 /* Never really got started! */
1353 if (!sky2->tx_le)
1354 return 0;
1355
cd28ab6a
SH		 1356 if (netif_msg_ifdown(sky2))
1357 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1358
018d1c66 1359 /* Stop more packets from being queued */
cd28ab6a
SH		 1360 netif_stop_queue(dev);
1361
793b883e
SH		 1362 sky2_phy_reset(hw, port);
1363
cd28ab6a
SH		 1364 /* Stop transmitter */
1365 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1366 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1367
1368 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1369 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1370
1371 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1372 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1373 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1374
1375 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1376
1377 /* Workaround shared GMAC reset */
793b883e
SH		 1378 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1379 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1380 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1381
1382 /* Disable Force Sync bit and Enable Alloc bit */
1383 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1384 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1385
1386 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1387 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1388 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1389
1390 /* Reset the PCI FIFO of the async Tx queue */
793b883e
SH		 1391 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1392 BMU_RST_SET | BMU_FIFO_RST);
cd28ab6a
SH		 1393
1394 /* Reset the Tx prefetch units */
1395 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1396 PREF_UNIT_RST_SET);
1397
1398 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1399
6b1a3aef 1400 sky2_rx_stop(sky2);
cd28ab6a
SH		 1401
1402 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
1403 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1404
e07b1aa8
SH		 1405 /* Disable port IRQ */
1406 imask = sky2_read32(hw, B0_IMSK);
1407 imask &= ~(sky2->port == 0) ? Y2_IS_PORT_1 : Y2_IS_PORT_2;
1408 sky2_write32(hw, B0_IMSK, imask);
1409
d571b694 1410 /* turn off LED's */
cd28ab6a
SH		 1411 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1412
018d1c66
SH		 1413 synchronize_irq(hw->pdev->irq);
1414
cd28ab6a
SH		 1415 sky2_tx_clean(sky2);
1416 sky2_rx_clean(sky2);
1417
1418 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1419 sky2->rx_le, sky2->rx_le_map);
1420 kfree(sky2->rx_ring);
1421
1422 pci_free_consistent(hw->pdev,
1423 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1424 sky2->tx_le, sky2->tx_le_map);
1425 kfree(sky2->tx_ring);
1426
1b537565
SH		 1427 sky2->tx_le = NULL;
1428 sky2->rx_le = NULL;
1429
1430 sky2->rx_ring = NULL;
1431 sky2->tx_ring = NULL;
1432
cd28ab6a
SH		 1433 return 0;
1434}
1435
1436static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1437{
793b883e
SH		 1438 if (!hw->copper)
1439 return SPEED_1000;
1440
cd28ab6a
SH		 1441 if (hw->chip_id == CHIP_ID_YUKON_FE)
1442 return (aux & PHY_M_PS_SPEED_100) ? SPEED_100 : SPEED_10;
1443
1444 switch (aux & PHY_M_PS_SPEED_MSK) {
1445 case PHY_M_PS_SPEED_1000:
1446 return SPEED_1000;
1447 case PHY_M_PS_SPEED_100:
1448 return SPEED_100;
1449 default:
1450 return SPEED_10;
1451 }
1452}
1453
1454static void sky2_link_up(struct sky2_port *sky2)
1455{
1456 struct sky2_hw *hw = sky2->hw;
1457 unsigned port = sky2->port;
1458 u16 reg;
1459
1460 /* Enable Transmit FIFO Underrun */
793b883e 1461 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
cd28ab6a
SH		 1462
1463 reg = gma_read16(hw, port, GM_GP_CTRL);
6f4c56b2
SH		 1464 if (sky2->autoneg == AUTONEG_DISABLE) {
1465 reg |= GM_GPCR_AU_ALL_DIS;
1466
1467 /* Is write/read necessary? Copied from sky2_mac_init */
1468 gma_write16(hw, port, GM_GP_CTRL, reg);
1469 gma_read16(hw, port, GM_GP_CTRL);
1470
1471 switch (sky2->speed) {
1472 case SPEED_1000:
1473 reg &= ~GM_GPCR_SPEED_100;
1474 reg |= GM_GPCR_SPEED_1000;
1475 break;
1476 case SPEED_100:
1477 reg &= ~GM_GPCR_SPEED_1000;
1478 reg |= GM_GPCR_SPEED_100;
1479 break;
1480 case SPEED_10:
1481 reg &= ~(GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100);
1482 break;
1483 }
1484 } else
1485 reg &= ~GM_GPCR_AU_ALL_DIS;
1486
cd28ab6a
SH		 1487 if (sky2->duplex == DUPLEX_FULL || sky2->autoneg == AUTONEG_ENABLE)
1488 reg |= GM_GPCR_DUP_FULL;
1489
cd28ab6a
SH		 1490 /* enable Rx/Tx */
1491 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1492 gma_write16(hw, port, GM_GP_CTRL, reg);
1493 gma_read16(hw, port, GM_GP_CTRL);
1494
1495 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1496
1497 netif_carrier_on(sky2->netdev);
1498 netif_wake_queue(sky2->netdev);
1499
1500 /* Turn on link LED */
793b883e 1501 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1502 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1503
793b883e
SH		 1504 if (hw->chip_id == CHIP_ID_YUKON_XL) {
1505 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
1506
1507 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
1508 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
1509 PHY_M_LEDC_INIT_CTRL(sky2->speed ==
1510 SPEED_10 ? 7 : 0) |
1511 PHY_M_LEDC_STA1_CTRL(sky2->speed ==
1512 SPEED_100 ? 7 : 0) |
1513 PHY_M_LEDC_STA0_CTRL(sky2->speed ==
1514 SPEED_1000 ? 7 : 0));
1515 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
1516 }
1517
cd28ab6a
SH		 1518 if (netif_msg_link(sky2))
1519 printk(KERN_INFO PFX
d571b694 1520 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1521 sky2->netdev->name, sky2->speed,
1522 sky2->duplex == DUPLEX_FULL ? "full" : "half",
1523 (sky2->tx_pause && sky2->rx_pause) ? "both" :
793b883e 1524 sky2->tx_pause ? "tx" : sky2->rx_pause ? "rx" : "none");
cd28ab6a
SH		 1525}
1526
1527static void sky2_link_down(struct sky2_port *sky2)
1528{
1529 struct sky2_hw *hw = sky2->hw;
1530 unsigned port = sky2->port;
1531 u16 reg;
1532
1533 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1534
1535 reg = gma_read16(hw, port, GM_GP_CTRL);
1536 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1537 gma_write16(hw, port, GM_GP_CTRL, reg);
1538 gma_read16(hw, port, GM_GP_CTRL); /* PCI post */
1539
1540 if (sky2->rx_pause && !sky2->tx_pause) {
1541 /* restore Asymmetric Pause bit */
1542 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV,
793b883e
SH		 1543 gm_phy_read(hw, port, PHY_MARV_AUNE_ADV)
1544 | PHY_M_AN_ASP);
cd28ab6a
SH		 1545 }
1546
cd28ab6a
SH		 1547 netif_carrier_off(sky2->netdev);
1548 netif_stop_queue(sky2->netdev);
1549
1550 /* Turn on link LED */
1551 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1552
1553 if (netif_msg_link(sky2))
1554 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
1555 sky2_phy_init(hw, port);
1556}
1557
793b883e
SH		 1558static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1559{
1560 struct sky2_hw *hw = sky2->hw;
1561 unsigned port = sky2->port;
1562 u16 lpa;
1563
1564 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
1565
1566 if (lpa & PHY_M_AN_RF) {
1567 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
1568 return -1;
1569 }
1570
1571 if (hw->chip_id != CHIP_ID_YUKON_FE &&
1572 gm_phy_read(hw, port, PHY_MARV_1000T_STAT) & PHY_B_1000S_MSF) {
1573 printk(KERN_ERR PFX "%s: master/slave fault",
1574 sky2->netdev->name);
1575 return -1;
1576 }
1577
1578 if (!(aux & PHY_M_PS_SPDUP_RES)) {
1579 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
1580 sky2->netdev->name);
1581 return -1;
1582 }
1583
1584 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
1585
1586 sky2->speed = sky2_phy_speed(hw, aux);
1587
1588 /* Pause bits are offset (9..8) */
1589 if (hw->chip_id == CHIP_ID_YUKON_XL)
1590 aux >>= 6;
1591
1592 sky2->rx_pause = (aux & PHY_M_PS_RX_P_EN) != 0;
1593 sky2->tx_pause = (aux & PHY_M_PS_TX_P_EN) != 0;
1594
1595 if ((sky2->tx_pause || sky2->rx_pause)
1596 && !(sky2->speed < SPEED_1000 && sky2->duplex == DUPLEX_HALF))
1597 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
1598 else
1599 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
1600
1601 return 0;
1602}
cd28ab6a 1603
e07b1aa8
SH		 1604/* Interrupt from PHY */
1605static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 1606{
e07b1aa8
SH		 1607 struct net_device *dev = hw->dev[port];
1608 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 1609 u16 istatus, phystat;
1610
e07b1aa8
SH		 1611 spin_lock(&sky2->phy_lock);
1612 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
1613 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
1614
1615 if (!netif_running(dev))
1616 goto out;
cd28ab6a
SH		 1617
1618 if (netif_msg_intr(sky2))
1619 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
1620 sky2->netdev->name, istatus, phystat);
1621
1622 if (istatus & PHY_M_IS_AN_COMPL) {
793b883e
SH		 1623 if (sky2_autoneg_done(sky2, phystat) == 0)
1624 sky2_link_up(sky2);
1625 goto out;
1626 }
cd28ab6a 1627
793b883e
SH		 1628 if (istatus & PHY_M_IS_LSP_CHANGE)
1629 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 1630
793b883e
SH		 1631 if (istatus & PHY_M_IS_DUP_CHANGE)
1632 sky2->duplex =
1633 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 1634
793b883e
SH		 1635 if (istatus & PHY_M_IS_LST_CHANGE) {
1636 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 1637 sky2_link_up(sky2);
793b883e
SH		 1638 else
1639 sky2_link_down(sky2);
cd28ab6a 1640 }
793b883e 1641out:
e07b1aa8 1642 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 1643}
1644
302d1252
SH		 1645
1646/* Transmit timeout is only called if we are running, carries is up
1647 * and tx queue is full (stopped).
1648 */
cd28ab6a
SH		 1649static void sky2_tx_timeout(struct net_device *dev)
1650{
1651 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3
SH		 1652 struct sky2_hw *hw = sky2->hw;
1653 unsigned txq = txqaddr[sky2->port];
8f24664d 1654 u16 report, done;
cd28ab6a
SH		 1655
1656 if (netif_msg_timer(sky2))
1657 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
1658
8f24664d
SH		 1659 report = sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX);
1660 done = sky2_read16(hw, Q_ADDR(txq, Q_DONE));
cd28ab6a 1661
8f24664d
SH		 1662 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
1663 dev->name,
1664 sky2->tx_cons, sky2->tx_prod, report, done);
1665
1666 if (report != done) {
1667 printk(KERN_INFO PFX "status burst pending (irq moderation?)\n");
1668
1669 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
1670 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
1671 } else if (report != sky2->tx_cons) {
1672 printk(KERN_INFO PFX "status report lost?\n");
1673
1674 spin_lock_bh(&sky2->tx_lock);
1675 sky2_tx_complete(sky2, report);
1676 spin_unlock_bh(&sky2->tx_lock);
1677 } else {
1678 printk(KERN_INFO PFX "hardware hung? flushing\n");
8cc048e3 1679
8f24664d
SH		 1680 sky2_write32(hw, Q_ADDR(txq, Q_CSR), BMU_STOP);
1681 sky2_write32(hw, Y2_QADDR(txq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
1682
1683 sky2_tx_clean(sky2);
1684
1685 sky2_qset(hw, txq);
1686 sky2_prefetch_init(hw, txq, sky2->tx_le_map, TX_RING_SIZE - 1);
1687 }
cd28ab6a
SH		 1688}
1689
734d1868
SH		 1690
1691#define roundup(x, y) ((((x)+((y)-1))/(y))*(y))
70f1be48
SH		 1692/* Want receive buffer size to be multiple of 64 bits
1693 * and incl room for vlan and truncation
1694 */
734d1868
SH		 1695static inline unsigned sky2_buf_size(int mtu)
1696{
70f1be48 1697 return roundup(mtu + ETH_HLEN + VLAN_HLEN, 8) + 8;
734d1868
SH		 1698}
1699
cd28ab6a
SH		 1700static int sky2_change_mtu(struct net_device *dev, int new_mtu)
1701{
6b1a3aef
SH		 1702 struct sky2_port *sky2 = netdev_priv(dev);
1703 struct sky2_hw *hw = sky2->hw;
1704 int err;
1705 u16 ctl, mode;
e07b1aa8 1706 u32 imask;
cd28ab6a
SH		 1707
1708 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
1709 return -EINVAL;
1710
5a5b1ea0
SH		 1711 if (hw->chip_id == CHIP_ID_YUKON_EC_U && new_mtu > ETH_DATA_LEN)
1712 return -EINVAL;
1713
6b1a3aef
SH		 1714 if (!netif_running(dev)) {
1715 dev->mtu = new_mtu;
1716 return 0;
1717 }
1718
e07b1aa8 1719 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef
SH		 1720 sky2_write32(hw, B0_IMSK, 0);
1721
018d1c66
SH		 1722 dev->trans_start = jiffies; /* prevent tx timeout */
1723 netif_stop_queue(dev);
1724 netif_poll_disable(hw->dev[0]);
1725
e07b1aa8
SH		 1726 synchronize_irq(hw->pdev->irq);
1727
6b1a3aef
SH		 1728 ctl = gma_read16(hw, sky2->port, GM_GP_CTRL);
1729 gma_write16(hw, sky2->port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
1730 sky2_rx_stop(sky2);
1731 sky2_rx_clean(sky2);
cd28ab6a
SH		 1732
1733 dev->mtu = new_mtu;
734d1868 1734 sky2->rx_bufsize = sky2_buf_size(new_mtu);
6b1a3aef
SH		 1735 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
1736 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
1737
1738 if (dev->mtu > ETH_DATA_LEN)
1739 mode |= GM_SMOD_JUMBO_ENA;
1740
1741 gma_write16(hw, sky2->port, GM_SERIAL_MODE, mode);
cd28ab6a 1742
6b1a3aef 1743 sky2_write8(hw, RB_ADDR(rxqaddr[sky2->port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 1744
6b1a3aef 1745 err = sky2_rx_start(sky2);
e07b1aa8 1746 sky2_write32(hw, B0_IMSK, imask);
018d1c66 1747
1b537565
SH		 1748 if (err)
1749 dev_close(dev);
1750 else {
1751 gma_write16(hw, sky2->port, GM_GP_CTRL, ctl);
1752
1753 netif_poll_enable(hw->dev[0]);
1754 netif_wake_queue(dev);
1755 }
1756
cd28ab6a
SH		 1757 return err;
1758}
1759
1760/*
1761 * Receive one packet.
1762 * For small packets or errors, just reuse existing skb.
d571b694 1763 * For larger packets, get new buffer.
cd28ab6a 1764 */
d11c13e7 1765static struct sk_buff *sky2_receive(struct sky2_port *sky2,
cd28ab6a
SH		 1766 u16 length, u32 status)
1767{
cd28ab6a 1768 struct ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 1769 struct sk_buff *skb = NULL;
cd28ab6a
SH		 1770
1771 if (unlikely(netif_msg_rx_status(sky2)))
1772 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
d11c13e7 1773 sky2->netdev->name, sky2->rx_next, status, length);
cd28ab6a 1774
793b883e 1775 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 1776 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 1777
42eeea01 1778 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 1779 goto error;
1780
42eeea01
SH		 1781 if (!(status & GMR_FS_RX_OK))
1782 goto resubmit;
1783
70f1be48 1784 if (length > sky2->netdev->mtu + ETH_HLEN)
6e15b712
SH		 1785 goto oversize;
1786
bdb5c58e 1787 if (length < copybreak) {
79e57d32
SH		 1788 skb = alloc_skb(length + 2, GFP_ATOMIC);
1789 if (!skb)
793b883e
SH		 1790 goto resubmit;
1791
79e57d32 1792 skb_reserve(skb, 2);
793b883e
SH		 1793 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->mapaddr,
1794 length, PCI_DMA_FROMDEVICE);
79e57d32 1795 memcpy(skb->data, re->skb->data, length);
d11c13e7
SH		 1796 skb->ip_summed = re->skb->ip_summed;
1797 skb->csum = re->skb->csum;
793b883e
SH		 1798 pci_dma_sync_single_for_device(sky2->hw->pdev, re->mapaddr,
1799 length, PCI_DMA_FROMDEVICE);
793b883e 1800 } else {
79e57d32
SH		 1801 struct sk_buff *nskb;
1802
82788c7a 1803 nskb = sky2_alloc_skb(sky2->rx_bufsize, GFP_ATOMIC);
793b883e
SH		 1804 if (!nskb)
1805 goto resubmit;
cd28ab6a 1806
793b883e 1807 skb = re->skb;
79e57d32 1808 re->skb = nskb;
793b883e 1809 pci_unmap_single(sky2->hw->pdev, re->mapaddr,
734d1868 1810 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
793b883e 1811 prefetch(skb->data);
cd28ab6a 1812
793b883e 1813 re->mapaddr = pci_map_single(sky2->hw->pdev, nskb->data,
734d1868 1814 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
793b883e 1815 }
cd28ab6a 1816
79e57d32 1817 skb_put(skb, length);
793b883e 1818resubmit:
d11c13e7 1819 re->skb->ip_summed = CHECKSUM_NONE;
734d1868 1820 sky2_rx_add(sky2, re->mapaddr);
79e57d32 1821
bea86103 1822 /* Tell receiver about new buffers. */
290d4de5 1823 sky2_put_idx(sky2->hw, rxqaddr[sky2->port], sky2->rx_put);
bea86103 1824
cd28ab6a
SH		 1825 return skb;
1826
6e15b712
SH		 1827oversize:
1828 ++sky2->net_stats.rx_over_errors;
1829 goto resubmit;
1830
cd28ab6a 1831error:
6e15b712
SH		 1832 ++sky2->net_stats.rx_errors;
1833
3be92a70 1834 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a
SH		 1835 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
1836 sky2->netdev->name, status, length);
793b883e
SH		 1837
1838 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
cd28ab6a
SH		 1839 sky2->net_stats.rx_length_errors++;
1840 if (status & GMR_FS_FRAGMENT)
1841 sky2->net_stats.rx_frame_errors++;
1842 if (status & GMR_FS_CRC_ERR)
1843 sky2->net_stats.rx_crc_errors++;
793b883e
SH		 1844 if (status & GMR_FS_RX_FF_OV)
1845 sky2->net_stats.rx_fifo_errors++;
79e57d32 1846
793b883e 1847 goto resubmit;
cd28ab6a
SH		 1848}
1849
e07b1aa8
SH		 1850/* Transmit complete */
1851static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 1852{
e07b1aa8 1853 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 1854
e07b1aa8
SH		 1855 if (netif_running(dev)) {
1856 spin_lock(&sky2->tx_lock);
1857 sky2_tx_complete(sky2, last);
1858 spin_unlock(&sky2->tx_lock);
2224795d 1859 }
cd28ab6a
SH		 1860}
1861
e07b1aa8
SH		 1862/* Process status response ring */
1863static int sky2_status_intr(struct sky2_hw *hw, int to_do)
cd28ab6a 1864{
e07b1aa8 1865 int work_done = 0;
a8fd6266 1866
af2a58ac 1867 rmb();
bea86103 1868
e07b1aa8 1869 for(;;) {
13210ce5
SH		 1870 struct sky2_status_le *le = hw->st_le + hw->st_idx;
1871 struct net_device *dev;
d11c13e7 1872 struct sky2_port *sky2;
cd28ab6a 1873 struct sk_buff *skb;
cd28ab6a
SH		 1874 u32 status;
1875 u16 length;
e07b1aa8
SH		 1876 u8 link, opcode;
1877
1878 opcode = le->opcode;
1879 if (!opcode)
1880 break;
1881 opcode &= ~HW_OWNER;
cd28ab6a 1882
bea86103 1883 hw->st_idx = (hw->st_idx + 1) % STATUS_RING_SIZE;
e07b1aa8 1884 le->opcode = 0;
bea86103 1885
e07b1aa8
SH		 1886 link = le->link;
1887 BUG_ON(link >= 2);
1888 dev = hw->dev[link];
13210ce5
SH		 1889
1890 sky2 = netdev_priv(dev);
e07b1aa8
SH		 1891 length = le->length;
1892 status = le->status;
cd28ab6a 1893
e07b1aa8 1894 switch (opcode) {
cd28ab6a 1895 case OP_RXSTAT:
d11c13e7 1896 skb = sky2_receive(sky2, length, status);
d1f13708
SH		 1897 if (!skb)
1898 break;
13210ce5
SH		 1899
1900 skb->dev = dev;
1901 skb->protocol = eth_type_trans(skb, dev);
1902 dev->last_rx = jiffies;
1903
d1f13708
SH		 1904#ifdef SKY2_VLAN_TAG_USED
1905 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
1906 vlan_hwaccel_receive_skb(skb,
1907 sky2->vlgrp,
1908 be16_to_cpu(sky2->rx_tag));
1909 } else
1910#endif
cd28ab6a 1911 netif_receive_skb(skb);
13210ce5
SH		 1912
1913 if (++work_done >= to_do)
1914 goto exit_loop;
cd28ab6a
SH		 1915 break;
1916
d1f13708
SH		 1917#ifdef SKY2_VLAN_TAG_USED
1918 case OP_RXVLAN:
1919 sky2->rx_tag = length;
1920 break;
1921
1922 case OP_RXCHKSVLAN:
1923 sky2->rx_tag = length;
1924 /* fall through */
1925#endif
cd28ab6a 1926 case OP_RXCHKS:
d11c13e7
SH		 1927 skb = sky2->rx_ring[sky2->rx_next].skb;
1928 skb->ip_summed = CHECKSUM_HW;
1929 skb->csum = le16_to_cpu(status);
cd28ab6a
SH		 1930 break;
1931
1932 case OP_TXINDEXLE:
13b97b74 1933 /* TX index reports status for both ports */
e07b1aa8
SH		 1934 sky2_tx_done(hw->dev[0], status & 0xffff);
1935 if (hw->dev[1])
1936 sky2_tx_done(hw->dev[1],
1937 ((status >> 24) & 0xff)
1938 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 1939 break;
1940
cd28ab6a
SH		 1941 default:
1942 if (net_ratelimit())
793b883e 1943 printk(KERN_WARNING PFX
e07b1aa8 1944 "unknown status opcode 0x%x\n", opcode);
cd28ab6a
SH		 1945 break;
1946 }
13210ce5 1947 }
cd28ab6a 1948
13210ce5 1949exit_loop:
e07b1aa8 1950 return work_done;
cd28ab6a
SH		 1951}
1952
1953static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
1954{
1955 struct net_device *dev = hw->dev[port];
1956
3be92a70
SH		 1957 if (net_ratelimit())
1958 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
1959 dev->name, status);
cd28ab6a
SH		 1960
1961 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 1962 if (net_ratelimit())
1963 printk(KERN_ERR PFX "%s: ram data read parity error\n",
1964 dev->name);
cd28ab6a
SH		 1965 /* Clear IRQ */
1966 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
1967 }
1968
1969 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 1970 if (net_ratelimit())
1971 printk(KERN_ERR PFX "%s: ram data write parity error\n",
1972 dev->name);
cd28ab6a
SH		 1973
1974 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
1975 }
1976
1977 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 1978 if (net_ratelimit())
1979 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 1980 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
1981 }
1982
1983 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 1984 if (net_ratelimit())
1985 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 1986 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
1987 }
1988
1989 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 1990 if (net_ratelimit())
1991 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
1992 dev->name);
cd28ab6a
SH		 1993 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
1994 }
1995}
1996
1997static void sky2_hw_intr(struct sky2_hw *hw)
1998{
1999 u32 status = sky2_read32(hw, B0_HWE_ISRC);
2000
793b883e 2001 if (status & Y2_IS_TIST_OV)
cd28ab6a 2002 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2003
2004 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2005 u16 pci_err;
2006
56a645cc 2007 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70
SH		 2008 if (net_ratelimit())
2009 printk(KERN_ERR PFX "%s: pci hw error (0x%x)\n",
2010 pci_name(hw->pdev), pci_err);
cd28ab6a
SH		 2011
2012 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
56a645cc 2013 sky2_pci_write16(hw, PCI_STATUS,
793b883e 2014 pci_err | PCI_STATUS_ERROR_BITS);
cd28ab6a
SH		 2015 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2016 }
2017
2018 if (status & Y2_IS_PCI_EXP) {
d571b694 2019 /* PCI-Express uncorrectable Error occurred */
793b883e
SH		 2020 u32 pex_err;
2021
56a645cc 2022 pex_err = sky2_pci_read32(hw, PEX_UNC_ERR_STAT);
cd28ab6a 2023
3be92a70
SH		 2024 if (net_ratelimit())
2025 printk(KERN_ERR PFX "%s: pci express error (0x%x)\n",
2026 pci_name(hw->pdev), pex_err);
cd28ab6a
SH		 2027
2028 /* clear the interrupt */
2029 sky2_write32(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
56a645cc 2030 sky2_pci_write32(hw, PEX_UNC_ERR_STAT,
793b883e 2031 0xffffffffUL);
cd28ab6a
SH		 2032 sky2_write32(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2033
2034 if (pex_err & PEX_FATAL_ERRORS) {
2035 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2036 hwmsk &= ~Y2_IS_PCI_EXP;
2037 sky2_write32(hw, B0_HWE_IMSK, hwmsk);
2038 }
2039 }
2040
2041 if (status & Y2_HWE_L1_MASK)
2042 sky2_hw_error(hw, 0, status);
2043 status >>= 8;
2044 if (status & Y2_HWE_L1_MASK)
2045 sky2_hw_error(hw, 1, status);
2046}
2047
2048static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2049{
2050 struct net_device *dev = hw->dev[port];
2051 struct sky2_port *sky2 = netdev_priv(dev);
2052 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2053
2054 if (netif_msg_intr(sky2))
2055 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2056 dev->name, status);
2057
2058 if (status & GM_IS_RX_FF_OR) {
2059 ++sky2->net_stats.rx_fifo_errors;
2060 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2061 }
2062
2063 if (status & GM_IS_TX_FF_UR) {
2064 ++sky2->net_stats.tx_fifo_errors;
2065 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2066 }
cd28ab6a
SH		 2067}
2068
d257924e
SH		 2069/* This should never happen it is a fatal situation */
2070static void sky2_descriptor_error(struct sky2_hw *hw, unsigned port,
2071 const char *rxtx, u32 mask)
2072{
2073 struct net_device *dev = hw->dev[port];
2074 struct sky2_port *sky2 = netdev_priv(dev);
2075 u32 imask;
2076
2077 printk(KERN_ERR PFX "%s: %s descriptor error (hardware problem)\n",
2078 dev ? dev->name : "<not registered>", rxtx);
2079
2080 imask = sky2_read32(hw, B0_IMSK);
2081 imask &= ~mask;
2082 sky2_write32(hw, B0_IMSK, imask);
2083
2084 if (dev) {
2085 spin_lock(&sky2->phy_lock);
2086 sky2_link_down(sky2);
2087 spin_unlock(&sky2->phy_lock);
2088 }
2089}
cd28ab6a 2090
e07b1aa8 2091static int sky2_poll(struct net_device *dev0, int *budget)
cd28ab6a 2092{
e07b1aa8
SH		 2093 struct sky2_hw *hw = ((struct sky2_port *) netdev_priv(dev0))->hw;
2094 int work_limit = min(dev0->quota, *budget);
2095 int work_done = 0;
fb2690a9 2096 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
cd28ab6a 2097
d257924e
SH		 2098 if (unlikely(status & ~Y2_IS_STAT_BMU)) {
2099 if (status & Y2_IS_HW_ERR)
2100 sky2_hw_intr(hw);
2101
2102 if (status & Y2_IS_IRQ_PHY1)
2103 sky2_phy_intr(hw, 0);
cd28ab6a 2104
d257924e
SH		 2105 if (status & Y2_IS_IRQ_PHY2)
2106 sky2_phy_intr(hw, 1);
cd28ab6a 2107
d257924e
SH		 2108 if (status & Y2_IS_IRQ_MAC1)
2109 sky2_mac_intr(hw, 0);
cd28ab6a 2110
d257924e
SH		 2111 if (status & Y2_IS_IRQ_MAC2)
2112 sky2_mac_intr(hw, 1);
cd28ab6a 2113
d257924e
SH		 2114 if (status & Y2_IS_CHK_RX1)
2115 sky2_descriptor_error(hw, 0, "receive", Y2_IS_CHK_RX1);
2116
2117 if (status & Y2_IS_CHK_RX2)
2118 sky2_descriptor_error(hw, 1, "receive", Y2_IS_CHK_RX2);
2119
2120 if (status & Y2_IS_CHK_TXA1)
2121 sky2_descriptor_error(hw, 0, "transmit", Y2_IS_CHK_TXA1);
2122
2123 if (status & Y2_IS_CHK_TXA2)
2124 sky2_descriptor_error(hw, 1, "transmit", Y2_IS_CHK_TXA2);
2125 }
cd28ab6a 2126
e07b1aa8
SH		 2127 if (status & Y2_IS_STAT_BMU) {
2128 work_done = sky2_status_intr(hw, work_limit);
2129 *budget -= work_done;
2130 dev0->quota -= work_done;
2131
2132 if (work_done >= work_limit)
2133 return 1;
2134
2135 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2136 }
2137
2138 netif_rx_complete(dev0);
2139
fb2690a9 2140 status = sky2_read32(hw, B0_Y2_SP_LISR);
e07b1aa8
SH		 2141 return 0;
2142}
2143
2144static irqreturn_t sky2_intr(int irq, void *dev_id, struct pt_regs *regs)
2145{
2146 struct sky2_hw *hw = dev_id;
2147 struct net_device *dev0 = hw->dev[0];
2148 u32 status;
2149
2150 /* Reading this mask interrupts as side effect */
2151 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2152 if (status == 0 || status == ~0)
2153 return IRQ_NONE;
793b883e 2154
e07b1aa8
SH		 2155 prefetch(&hw->st_le[hw->st_idx]);
2156 if (likely(__netif_rx_schedule_prep(dev0)))
2157 __netif_rx_schedule(dev0);
8f24664d
SH		 2158 else
2159 printk(KERN_DEBUG PFX "irq race detected\n");
793b883e 2160
cd28ab6a
SH		 2161 return IRQ_HANDLED;
2162}
2163
2164#ifdef CONFIG_NET_POLL_CONTROLLER
2165static void sky2_netpoll(struct net_device *dev)
2166{
2167 struct sky2_port *sky2 = netdev_priv(dev);
2168
793b883e 2169 sky2_intr(sky2->hw->pdev->irq, sky2->hw, NULL);
cd28ab6a
SH		 2170}
2171#endif
2172
2173/* Chip internal frequency for clock calculations */
fb17358f 2174static inline u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2175{
793b883e 2176 switch (hw->chip_id) {
cd28ab6a 2177 case CHIP_ID_YUKON_EC:
5a5b1ea0 2178 case CHIP_ID_YUKON_EC_U:
fb17358f 2179 return 125; /* 125 Mhz */
cd28ab6a 2180 case CHIP_ID_YUKON_FE:
fb17358f 2181 return 100; /* 100 Mhz */
793b883e 2182 default: /* YUKON_XL */
fb17358f 2183 return 156; /* 156 Mhz */
cd28ab6a
SH		 2184 }
2185}
2186
fb17358f 2187static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2188{
fb17358f 2189 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2190}
2191
fb17358f 2192static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2193{
fb17358f 2194 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2195}
2196
fb17358f 2197
cd28ab6a
SH		 2198static int sky2_reset(struct sky2_hw *hw)
2199{
cd28ab6a
SH		 2200 u16 status;
2201 u8 t8, pmd_type;
56a645cc 2202 int i;
cd28ab6a 2203
cd28ab6a 2204 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2205
cd28ab6a
SH		 2206 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
2207 if (hw->chip_id < CHIP_ID_YUKON_XL || hw->chip_id > CHIP_ID_YUKON_FE) {
2208 printk(KERN_ERR PFX "%s: unsupported chip type 0x%x\n",
2209 pci_name(hw->pdev), hw->chip_id);
2210 return -EOPNOTSUPP;
2211 }
2212
290d4de5
SH		 2213 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2214
2215 /* This rev is really old, and requires untested workarounds */
2216 if (hw->chip_id == CHIP_ID_YUKON_EC && hw->chip_rev == CHIP_REV_YU_EC_A1) {
2217 printk(KERN_ERR PFX "%s: unsupported revision Yukon-%s (0x%x) rev %d\n",
2218 pci_name(hw->pdev), yukon2_name[hw->chip_id - CHIP_ID_YUKON_XL],
2219 hw->chip_id, hw->chip_rev);
2220 return -EOPNOTSUPP;
2221 }
2222
2223 /* This chip is new and not tested yet */
2224 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
2225 pr_info(PFX "%s: is a version of Yukon 2 chipset that has not been tested yet.\n",
2226 pci_name(hw->pdev));
2227 pr_info("Please report success/failure to maintainer <[email protected]>\n");
2228 }
2229
cd28ab6a
SH		 2230 /* disable ASF */
2231 if (hw->chip_id <= CHIP_ID_YUKON_EC) {
2232 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2233 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
2234 }
2235
2236 /* do a SW reset */
2237 sky2_write8(hw, B0_CTST, CS_RST_SET);
2238 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2239
2240 /* clear PCI errors, if any */
56a645cc 2241 status = sky2_pci_read16(hw, PCI_STATUS);
2d42d21f 2242
cd28ab6a 2243 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
56a645cc
SH		 2244 sky2_pci_write16(hw, PCI_STATUS, status | PCI_STATUS_ERROR_BITS);
2245
cd28ab6a
SH		 2246
2247 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2248
2249 /* clear any PEX errors */
d89e1343 2250 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
56a645cc
SH		 2251 sky2_pci_write32(hw, PEX_UNC_ERR_STAT, 0xffffffffUL);
2252
cd28ab6a
SH		 2253
2254 pmd_type = sky2_read8(hw, B2_PMD_TYP);
2255 hw->copper = !(pmd_type == 'L' || pmd_type == 'S');
2256
2257 hw->ports = 1;
2258 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2259 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2260 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2261 ++hw->ports;
2262 }
cd28ab6a 2263
5afa0a9c 2264 sky2_set_power_state(hw, PCI_D0);
cd28ab6a
SH		 2265
2266 for (i = 0; i < hw->ports; i++) {
2267 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2268 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
2269 }
2270
2271 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2272
793b883e
SH		 2273 /* Clear I2C IRQ noise */
2274 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 2275
2276 /* turn off hardware timer (unused) */
2277 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2278 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 2279
cd28ab6a
SH		 2280 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
2281
69634ee7
SH		 2282 /* Turn off descriptor polling */
2283 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 2284
2285 /* Turn off receive timestamp */
2286 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 2287 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2288
2289 /* enable the Tx Arbiters */
2290 for (i = 0; i < hw->ports; i++)
2291 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
2292
2293 /* Initialize ram interface */
2294 for (i = 0; i < hw->ports; i++) {
793b883e 2295 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 2296
2297 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
2298 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
2299 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
2300 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
2301 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
2302 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
2303 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
2304 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
2305 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
2306 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
2307 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
2308 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
2309 }
2310
cd28ab6a
SH		 2311 sky2_write32(hw, B0_HWE_IMSK, Y2_HWE_ALL_MASK);
2312
cd28ab6a
SH		 2313 for (i = 0; i < hw->ports; i++)
2314 sky2_phy_reset(hw, i);
cd28ab6a 2315
cd28ab6a
SH		 2316 memset(hw->st_le, 0, STATUS_LE_BYTES);
2317 hw->st_idx = 0;
2318
2319 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
2320 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
2321
2322 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 2323 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 2324
2325 /* Set the list last index */
793b883e 2326 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 2327
290d4de5
SH		 2328 sky2_write16(hw, STAT_TX_IDX_TH, 10);
2329 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 2330
290d4de5
SH		 2331 /* set Status-FIFO ISR watermark */
2332 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
2333 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
2334 else
2335 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 2336
290d4de5 2337 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 2338 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
2339 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 2340
793b883e 2341 /* enable status unit */
cd28ab6a
SH		 2342 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
2343
2344 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2345 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2346 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2347
2348 return 0;
2349}
2350
28bd181a 2351static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a
SH		 2352{
2353 u32 modes;
2354 if (hw->copper) {
793b883e
SH		 2355 modes = SUPPORTED_10baseT_Half
2356 | SUPPORTED_10baseT_Full
2357 | SUPPORTED_100baseT_Half
2358 | SUPPORTED_100baseT_Full
2359 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a
SH		 2360
2361 if (hw->chip_id != CHIP_ID_YUKON_FE)
2362 modes |= SUPPORTED_1000baseT_Half
793b883e 2363 | SUPPORTED_1000baseT_Full;
cd28ab6a
SH		 2364 } else
2365 modes = SUPPORTED_1000baseT_Full | SUPPORTED_FIBRE
793b883e 2366 | SUPPORTED_Autoneg;
cd28ab6a
SH		 2367 return modes;
2368}
2369
793b883e 2370static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 2371{
2372 struct sky2_port *sky2 = netdev_priv(dev);
2373 struct sky2_hw *hw = sky2->hw;
2374
2375 ecmd->transceiver = XCVR_INTERNAL;
2376 ecmd->supported = sky2_supported_modes(hw);
2377 ecmd->phy_address = PHY_ADDR_MARV;
2378 if (hw->copper) {
2379 ecmd->supported = SUPPORTED_10baseT_Half
793b883e
SH		 2380 | SUPPORTED_10baseT_Full
2381 | SUPPORTED_100baseT_Half
2382 | SUPPORTED_100baseT_Full
2383 | SUPPORTED_1000baseT_Half
2384 | SUPPORTED_1000baseT_Full
2385 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a
SH		 2386 ecmd->port = PORT_TP;
2387 } else
2388 ecmd->port = PORT_FIBRE;
2389
2390 ecmd->advertising = sky2->advertising;
2391 ecmd->autoneg = sky2->autoneg;
2392 ecmd->speed = sky2->speed;
2393 ecmd->duplex = sky2->duplex;
2394 return 0;
2395}
2396
2397static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
2398{
2399 struct sky2_port *sky2 = netdev_priv(dev);
2400 const struct sky2_hw *hw = sky2->hw;
2401 u32 supported = sky2_supported_modes(hw);
2402
2403 if (ecmd->autoneg == AUTONEG_ENABLE) {
2404 ecmd->advertising = supported;
2405 sky2->duplex = -1;
2406 sky2->speed = -1;
2407 } else {
2408 u32 setting;
2409
793b883e 2410 switch (ecmd->speed) {
cd28ab6a
SH		 2411 case SPEED_1000:
2412 if (ecmd->duplex == DUPLEX_FULL)
2413 setting = SUPPORTED_1000baseT_Full;
2414 else if (ecmd->duplex == DUPLEX_HALF)
2415 setting = SUPPORTED_1000baseT_Half;
2416 else
2417 return -EINVAL;
2418 break;
2419 case SPEED_100:
2420 if (ecmd->duplex == DUPLEX_FULL)
2421 setting = SUPPORTED_100baseT_Full;
2422 else if (ecmd->duplex == DUPLEX_HALF)
2423 setting = SUPPORTED_100baseT_Half;
2424 else
2425 return -EINVAL;
2426 break;
2427
2428 case SPEED_10:
2429 if (ecmd->duplex == DUPLEX_FULL)
2430 setting = SUPPORTED_10baseT_Full;
2431 else if (ecmd->duplex == DUPLEX_HALF)
2432 setting = SUPPORTED_10baseT_Half;
2433 else
2434 return -EINVAL;
2435 break;
2436 default:
2437 return -EINVAL;
2438 }
2439
2440 if ((setting & supported) == 0)
2441 return -EINVAL;
2442
2443 sky2->speed = ecmd->speed;
2444 sky2->duplex = ecmd->duplex;
2445 }
2446
2447 sky2->autoneg = ecmd->autoneg;
2448 sky2->advertising = ecmd->advertising;
2449
1b537565
SH		 2450 if (netif_running(dev))
2451 sky2_phy_reinit(sky2);
cd28ab6a
SH		 2452
2453 return 0;
2454}
2455
2456static void sky2_get_drvinfo(struct net_device *dev,
2457 struct ethtool_drvinfo *info)
2458{
2459 struct sky2_port *sky2 = netdev_priv(dev);
2460
2461 strcpy(info->driver, DRV_NAME);
2462 strcpy(info->version, DRV_VERSION);
2463 strcpy(info->fw_version, "N/A");
2464 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
2465}
2466
2467static const struct sky2_stat {
793b883e
SH		 2468 char name[ETH_GSTRING_LEN];
2469 u16 offset;
cd28ab6a
SH		 2470} sky2_stats[] = {
2471 { "tx_bytes", GM_TXO_OK_HI },
2472 { "rx_bytes", GM_RXO_OK_HI },
2473 { "tx_broadcast", GM_TXF_BC_OK },
2474 { "rx_broadcast", GM_RXF_BC_OK },
2475 { "tx_multicast", GM_TXF_MC_OK },
2476 { "rx_multicast", GM_RXF_MC_OK },
2477 { "tx_unicast", GM_TXF_UC_OK },
2478 { "rx_unicast", GM_RXF_UC_OK },
2479 { "tx_mac_pause", GM_TXF_MPAUSE },
2480 { "rx_mac_pause", GM_RXF_MPAUSE },
2481 { "collisions", GM_TXF_SNG_COL },
2482 { "late_collision",GM_TXF_LAT_COL },
2483 { "aborted", GM_TXF_ABO_COL },
2484 { "multi_collisions", GM_TXF_MUL_COL },
2485 { "fifo_underrun", GM_TXE_FIFO_UR },
2486 { "fifo_overflow", GM_RXE_FIFO_OV },
2487 { "rx_toolong", GM_RXF_LNG_ERR },
2488 { "rx_jabber", GM_RXF_JAB_PKT },
2489 { "rx_runt", GM_RXE_FRAG },
2490 { "rx_too_long", GM_RXF_LNG_ERR },
2491 { "rx_fcs_error", GM_RXF_FCS_ERR },
2492};
2493
cd28ab6a
SH		 2494static u32 sky2_get_rx_csum(struct net_device *dev)
2495{
2496 struct sky2_port *sky2 = netdev_priv(dev);
2497
2498 return sky2->rx_csum;
2499}
2500
2501static int sky2_set_rx_csum(struct net_device *dev, u32 data)
2502{
2503 struct sky2_port *sky2 = netdev_priv(dev);
2504
2505 sky2->rx_csum = data;
793b883e 2506
cd28ab6a
SH		 2507 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
2508 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
2509
2510 return 0;
2511}
2512
2513static u32 sky2_get_msglevel(struct net_device *netdev)
2514{
2515 struct sky2_port *sky2 = netdev_priv(netdev);
2516 return sky2->msg_enable;
2517}
2518
9a7ae0a9
SH		 2519static int sky2_nway_reset(struct net_device *dev)
2520{
2521 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9
SH		 2522
2523 if (sky2->autoneg != AUTONEG_ENABLE)
2524 return -EINVAL;
2525
1b537565 2526 sky2_phy_reinit(sky2);
9a7ae0a9
SH		 2527
2528 return 0;
2529}
2530
793b883e 2531static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 2532{
2533 struct sky2_hw *hw = sky2->hw;
2534 unsigned port = sky2->port;
2535 int i;
2536
2537 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 2538 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 2539 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 2540 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 2541
793b883e 2542 for (i = 2; i < count; i++)
cd28ab6a
SH		 2543 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
2544}
2545
cd28ab6a
SH		 2546static void sky2_set_msglevel(struct net_device *netdev, u32 value)
2547{
2548 struct sky2_port *sky2 = netdev_priv(netdev);
2549 sky2->msg_enable = value;
2550}
2551
2552static int sky2_get_stats_count(struct net_device *dev)
2553{
2554 return ARRAY_SIZE(sky2_stats);
2555}
2556
2557static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 2558 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 2559{
2560 struct sky2_port *sky2 = netdev_priv(dev);
2561
793b883e 2562 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 2563}
2564
793b883e 2565static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 2566{
2567 int i;
2568
2569 switch (stringset) {
2570 case ETH_SS_STATS:
2571 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
2572 memcpy(data + i * ETH_GSTRING_LEN,
2573 sky2_stats[i].name, ETH_GSTRING_LEN);
2574 break;
2575 }
2576}
2577
2578/* Use hardware MIB variables for critical path statistics and
2579 * transmit feedback not reported at interrupt.
2580 * Other errors are accounted for in interrupt handler.
2581 */
2582static struct net_device_stats *sky2_get_stats(struct net_device *dev)
2583{
2584 struct sky2_port *sky2 = netdev_priv(dev);
793b883e 2585 u64 data[13];
cd28ab6a 2586
793b883e 2587 sky2_phy_stats(sky2, data, ARRAY_SIZE(data));
cd28ab6a
SH		 2588
2589 sky2->net_stats.tx_bytes = data[0];
2590 sky2->net_stats.rx_bytes = data[1];
2591 sky2->net_stats.tx_packets = data[2] + data[4] + data[6];
2592 sky2->net_stats.rx_packets = data[3] + data[5] + data[7];
2593 sky2->net_stats.multicast = data[5] + data[7];
2594 sky2->net_stats.collisions = data[10];
2595 sky2->net_stats.tx_aborted_errors = data[12];
2596
2597 return &sky2->net_stats;
2598}
2599
2600static int sky2_set_mac_address(struct net_device *dev, void *p)
2601{
2602 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 2603 struct sky2_hw *hw = sky2->hw;
2604 unsigned port = sky2->port;
2605 const struct sockaddr *addr = p;
cd28ab6a
SH		 2606
2607 if (!is_valid_ether_addr(addr->sa_data))
2608 return -EADDRNOTAVAIL;
2609
cd28ab6a 2610 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 2611 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 2612 dev->dev_addr, ETH_ALEN);
a8ab1ec0 2613 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 2614 dev->dev_addr, ETH_ALEN);
1b537565 2615
a8ab1ec0
SH		 2616 /* virtual address for data */
2617 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
2618
2619 /* physical address: used for pause frames */
2620 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 2621
2622 return 0;
cd28ab6a
SH		 2623}
2624
2625static void sky2_set_multicast(struct net_device *dev)
2626{
2627 struct sky2_port *sky2 = netdev_priv(dev);
2628 struct sky2_hw *hw = sky2->hw;
2629 unsigned port = sky2->port;
2630 struct dev_mc_list *list = dev->mc_list;
2631 u16 reg;
2632 u8 filter[8];
2633
2634 memset(filter, 0, sizeof(filter));
2635
2636 reg = gma_read16(hw, port, GM_RX_CTRL);
2637 reg |= GM_RXCR_UCF_ENA;
2638
d571b694 2639 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 2640 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
793b883e 2641 else if ((dev->flags & IFF_ALLMULTI) || dev->mc_count > 16) /* all multicast */
cd28ab6a 2642 memset(filter, 0xff, sizeof(filter));
793b883e 2643 else if (dev->mc_count == 0) /* no multicast */
cd28ab6a
SH		 2644 reg &= ~GM_RXCR_MCF_ENA;
2645 else {
2646 int i;
2647 reg |= GM_RXCR_MCF_ENA;
2648
2649 for (i = 0; list && i < dev->mc_count; i++, list = list->next) {
2650 u32 bit = ether_crc(ETH_ALEN, list->dmi_addr) & 0x3f;
793b883e 2651 filter[bit / 8] |= 1 << (bit % 8);
cd28ab6a
SH		 2652 }
2653 }
2654
cd28ab6a 2655 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 2656 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 2657 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 2658 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 2659 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 2660 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 2661 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 2662 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 2663
2664 gma_write16(hw, port, GM_RX_CTRL, reg);
2665}
2666
2667/* Can have one global because blinking is controlled by
2668 * ethtool and that is always under RTNL mutex
2669 */
91c86df5 2670static void sky2_led(struct sky2_hw *hw, unsigned port, int on)
cd28ab6a 2671{
793b883e
SH		 2672 u16 pg;
2673
793b883e
SH		 2674 switch (hw->chip_id) {
2675 case CHIP_ID_YUKON_XL:
2676 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2677 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2678 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
2679 on ? (PHY_M_LEDC_LOS_CTRL(1) |
2680 PHY_M_LEDC_INIT_CTRL(7) |
2681 PHY_M_LEDC_STA1_CTRL(7) |
2682 PHY_M_LEDC_STA0_CTRL(7))
2683 : 0);
2684
2685 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2686 break;
2687
2688 default:
2689 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
cd28ab6a 2690 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
793b883e
SH		 2691 on ? PHY_M_LED_MO_DUP(MO_LED_ON) |
2692 PHY_M_LED_MO_10(MO_LED_ON) |
2693 PHY_M_LED_MO_100(MO_LED_ON) |
cd28ab6a 2694 PHY_M_LED_MO_1000(MO_LED_ON) |
793b883e
SH		 2695 PHY_M_LED_MO_RX(MO_LED_ON)
2696 : PHY_M_LED_MO_DUP(MO_LED_OFF) |
2697 PHY_M_LED_MO_10(MO_LED_OFF) |
2698 PHY_M_LED_MO_100(MO_LED_OFF) |
cd28ab6a
SH		 2699 PHY_M_LED_MO_1000(MO_LED_OFF) |
2700 PHY_M_LED_MO_RX(MO_LED_OFF));
2701
793b883e 2702 }
cd28ab6a
SH		 2703}
2704
2705/* blink LED's for finding board */
2706static int sky2_phys_id(struct net_device *dev, u32 data)
2707{
2708 struct sky2_port *sky2 = netdev_priv(dev);
2709 struct sky2_hw *hw = sky2->hw;
2710 unsigned port = sky2->port;
793b883e 2711 u16 ledctrl, ledover = 0;
cd28ab6a 2712 long ms;
91c86df5 2713 int interrupted;
cd28ab6a
SH		 2714 int onoff = 1;
2715
793b883e 2716 if (!data || data > (u32) (MAX_SCHEDULE_TIMEOUT / HZ))
cd28ab6a
SH		 2717 ms = jiffies_to_msecs(MAX_SCHEDULE_TIMEOUT);
2718 else
2719 ms = data * 1000;
2720
2721 /* save initial values */
e07b1aa8 2722 spin_lock_bh(&sky2->phy_lock);
793b883e
SH		 2723 if (hw->chip_id == CHIP_ID_YUKON_XL) {
2724 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2725 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2726 ledctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
2727 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2728 } else {
2729 ledctrl = gm_phy_read(hw, port, PHY_MARV_LED_CTRL);
2730 ledover = gm_phy_read(hw, port, PHY_MARV_LED_OVER);
2731 }
cd28ab6a 2732
91c86df5
SH		 2733 interrupted = 0;
2734 while (!interrupted && ms > 0) {
cd28ab6a
SH		 2735 sky2_led(hw, port, onoff);
2736 onoff = !onoff;
2737
e07b1aa8 2738 spin_unlock_bh(&sky2->phy_lock);
91c86df5 2739 interrupted = msleep_interruptible(250);
e07b1aa8 2740 spin_lock_bh(&sky2->phy_lock);
91c86df5 2741
cd28ab6a
SH		 2742 ms -= 250;
2743 }
2744
2745 /* resume regularly scheduled programming */
793b883e
SH		 2746 if (hw->chip_id == CHIP_ID_YUKON_XL) {
2747 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2748 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2749 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ledctrl);
2750 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2751 } else {
2752 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
2753 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
2754 }
e07b1aa8 2755 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 2756
2757 return 0;
2758}
2759
2760static void sky2_get_pauseparam(struct net_device *dev,
2761 struct ethtool_pauseparam *ecmd)
2762{
2763 struct sky2_port *sky2 = netdev_priv(dev);
2764
2765 ecmd->tx_pause = sky2->tx_pause;
2766 ecmd->rx_pause = sky2->rx_pause;
2767 ecmd->autoneg = sky2->autoneg;
2768}
2769
2770static int sky2_set_pauseparam(struct net_device *dev,
2771 struct ethtool_pauseparam *ecmd)
2772{
2773 struct sky2_port *sky2 = netdev_priv(dev);
2774 int err = 0;
2775
2776 sky2->autoneg = ecmd->autoneg;
2777 sky2->tx_pause = ecmd->tx_pause != 0;
2778 sky2->rx_pause = ecmd->rx_pause != 0;
2779
1b537565 2780 sky2_phy_reinit(sky2);
cd28ab6a
SH		 2781
2782 return err;
2783}
2784
fb17358f
SH		 2785static int sky2_get_coalesce(struct net_device *dev,
2786 struct ethtool_coalesce *ecmd)
2787{
2788 struct sky2_port *sky2 = netdev_priv(dev);
2789 struct sky2_hw *hw = sky2->hw;
2790
2791 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
2792 ecmd->tx_coalesce_usecs = 0;
2793 else {
2794 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
2795 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
2796 }
2797 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
2798
2799 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
2800 ecmd->rx_coalesce_usecs = 0;
2801 else {
2802 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
2803 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
2804 }
2805 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
2806
2807 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
2808 ecmd->rx_coalesce_usecs_irq = 0;
2809 else {
2810 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
2811 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
2812 }
2813
2814 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
2815
2816 return 0;
2817}
2818
2819/* Note: this affect both ports */
2820static int sky2_set_coalesce(struct net_device *dev,
2821 struct ethtool_coalesce *ecmd)
2822{
2823 struct sky2_port *sky2 = netdev_priv(dev);
2824 struct sky2_hw *hw = sky2->hw;
77b3d6a2 2825 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 2826
77b3d6a2
SH		 2827 if (ecmd->tx_coalesce_usecs > tmax ||
2828 ecmd->rx_coalesce_usecs > tmax ||
2829 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 2830 return -EINVAL;
2831
ff81fbbe 2832 if (ecmd->tx_max_coalesced_frames >= TX_RING_SIZE-1)
fb17358f 2833 return -EINVAL;
ff81fbbe 2834 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 2835 return -EINVAL;
ff81fbbe 2836 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 2837 return -EINVAL;
2838
2839 if (ecmd->tx_coalesce_usecs == 0)
2840 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
2841 else {
2842 sky2_write32(hw, STAT_TX_TIMER_INI,
2843 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
2844 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2845 }
2846 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
2847
2848 if (ecmd->rx_coalesce_usecs == 0)
2849 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
2850 else {
2851 sky2_write32(hw, STAT_LEV_TIMER_INI,
2852 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
2853 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2854 }
2855 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
2856
2857 if (ecmd->rx_coalesce_usecs_irq == 0)
2858 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
2859 else {
d28d4870 2860 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 2861 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
2862 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2863 }
2864 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
2865 return 0;
2866}
2867
793b883e
SH		 2868static void sky2_get_ringparam(struct net_device *dev,
2869 struct ethtool_ringparam *ering)
2870{
2871 struct sky2_port *sky2 = netdev_priv(dev);
2872
2873 ering->rx_max_pending = RX_MAX_PENDING;
2874 ering->rx_mini_max_pending = 0;
2875 ering->rx_jumbo_max_pending = 0;
2876 ering->tx_max_pending = TX_RING_SIZE - 1;
2877
2878 ering->rx_pending = sky2->rx_pending;
2879 ering->rx_mini_pending = 0;
2880 ering->rx_jumbo_pending = 0;
2881 ering->tx_pending = sky2->tx_pending;
2882}
2883
2884static int sky2_set_ringparam(struct net_device *dev,
2885 struct ethtool_ringparam *ering)
2886{
2887 struct sky2_port *sky2 = netdev_priv(dev);
2888 int err = 0;
2889
2890 if (ering->rx_pending > RX_MAX_PENDING ||
2891 ering->rx_pending < 8 ||
2892 ering->tx_pending < MAX_SKB_TX_LE ||
2893 ering->tx_pending > TX_RING_SIZE - 1)
2894 return -EINVAL;
2895
2896 if (netif_running(dev))
2897 sky2_down(dev);
2898
2899 sky2->rx_pending = ering->rx_pending;
2900 sky2->tx_pending = ering->tx_pending;
2901
1b537565 2902 if (netif_running(dev)) {
793b883e 2903 err = sky2_up(dev);
1b537565
SH		 2904 if (err)
2905 dev_close(dev);
6ed995bb
SH		 2906 else
2907 sky2_set_multicast(dev);
1b537565 2908 }
793b883e
SH		 2909
2910 return err;
2911}
2912
793b883e
SH		 2913static int sky2_get_regs_len(struct net_device *dev)
2914{
6e4cbb34 2915 return 0x4000;
793b883e
SH		 2916}
2917
2918/*
2919 * Returns copy of control register region
6e4cbb34 2920 * Note: access to the RAM address register set will cause timeouts.
793b883e
SH		 2921 */
2922static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
2923 void *p)
2924{
2925 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 2926 const void __iomem *io = sky2->hw->regs;
793b883e 2927
6e4cbb34 2928 BUG_ON(regs->len < B3_RI_WTO_R1);
793b883e 2929 regs->version = 1;
6e4cbb34 2930 memset(p, 0, regs->len);
793b883e 2931
6e4cbb34
SH		 2932 memcpy_fromio(p, io, B3_RAM_ADDR);
2933
2934 memcpy_fromio(p + B3_RI_WTO_R1,
2935 io + B3_RI_WTO_R1,
2936 regs->len - B3_RI_WTO_R1);
793b883e 2937}
cd28ab6a
SH		 2938
2939static struct ethtool_ops sky2_ethtool_ops = {
793b883e
SH		 2940 .get_settings = sky2_get_settings,
2941 .set_settings = sky2_set_settings,
2942 .get_drvinfo = sky2_get_drvinfo,
2943 .get_msglevel = sky2_get_msglevel,
2944 .set_msglevel = sky2_set_msglevel,
9a7ae0a9 2945 .nway_reset = sky2_nway_reset,
793b883e
SH		 2946 .get_regs_len = sky2_get_regs_len,
2947 .get_regs = sky2_get_regs,
2948 .get_link = ethtool_op_get_link,
2949 .get_sg = ethtool_op_get_sg,
2950 .set_sg = ethtool_op_set_sg,
2951 .get_tx_csum = ethtool_op_get_tx_csum,
2952 .set_tx_csum = ethtool_op_set_tx_csum,
2953 .get_tso = ethtool_op_get_tso,
2954 .set_tso = ethtool_op_set_tso,
2955 .get_rx_csum = sky2_get_rx_csum,
2956 .set_rx_csum = sky2_set_rx_csum,
2957 .get_strings = sky2_get_strings,
fb17358f
SH		 2958 .get_coalesce = sky2_get_coalesce,
2959 .set_coalesce = sky2_set_coalesce,
793b883e
SH		 2960 .get_ringparam = sky2_get_ringparam,
2961 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 2962 .get_pauseparam = sky2_get_pauseparam,
2963 .set_pauseparam = sky2_set_pauseparam,
793b883e 2964 .phys_id = sky2_phys_id,
cd28ab6a
SH		 2965 .get_stats_count = sky2_get_stats_count,
2966 .get_ethtool_stats = sky2_get_ethtool_stats,
2995bfb7 2967 .get_perm_addr = ethtool_op_get_perm_addr,
cd28ab6a
SH		 2968};
2969
2970/* Initialize network device */
2971static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
2972 unsigned port, int highmem)
2973{
2974 struct sky2_port *sky2;
2975 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
2976
2977 if (!dev) {
2978 printk(KERN_ERR "sky2 etherdev alloc failed");
2979 return NULL;
2980 }
2981
2982 SET_MODULE_OWNER(dev);
2983 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 2984 dev->irq = hw->pdev->irq;
cd28ab6a
SH		 2985 dev->open = sky2_up;
2986 dev->stop = sky2_down;
ef743d33 2987 dev->do_ioctl = sky2_ioctl;
cd28ab6a
SH		 2988 dev->hard_start_xmit = sky2_xmit_frame;
2989 dev->get_stats = sky2_get_stats;
2990 dev->set_multicast_list = sky2_set_multicast;
2991 dev->set_mac_address = sky2_set_mac_address;
2992 dev->change_mtu = sky2_change_mtu;
2993 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
2994 dev->tx_timeout = sky2_tx_timeout;
2995 dev->watchdog_timeo = TX_WATCHDOG;
2996 if (port == 0)
2997 dev->poll = sky2_poll;
2998 dev->weight = NAPI_WEIGHT;
2999#ifdef CONFIG_NET_POLL_CONTROLLER
3000 dev->poll_controller = sky2_netpoll;
3001#endif
cd28ab6a
SH		 3002
3003 sky2 = netdev_priv(dev);
3004 sky2->netdev = dev;
3005 sky2->hw = hw;
3006 sky2->msg_enable = netif_msg_init(debug, default_msg);
3007
3008 spin_lock_init(&sky2->tx_lock);
3009 /* Auto speed and flow control */
3010 sky2->autoneg = AUTONEG_ENABLE;
585b5601 3011 sky2->tx_pause = 1;
cd28ab6a
SH		 3012 sky2->rx_pause = 1;
3013 sky2->duplex = -1;
3014 sky2->speed = -1;
3015 sky2->advertising = sky2_supported_modes(hw);
75d070c5 3016
d89e1343 3017 /* Receive checksum disabled for Yukon XL
75d070c5
SH		 3018 * because of observed problems with incorrect
3019 * values when multiple packets are received in one interrupt
3020 */
3021 sky2->rx_csum = (hw->chip_id != CHIP_ID_YUKON_XL);
3022
e07b1aa8 3023 spin_lock_init(&sky2->phy_lock);
793b883e 3024 sky2->tx_pending = TX_DEF_PENDING;
290d4de5 3025 sky2->rx_pending = RX_DEF_PENDING;
734d1868 3026 sky2->rx_bufsize = sky2_buf_size(ETH_DATA_LEN);
cd28ab6a
SH		 3027
3028 hw->dev[port] = dev;
3029
3030 sky2->port = port;
3031
5a5b1ea0
SH		 3032 dev->features |= NETIF_F_LLTX;
3033 if (hw->chip_id != CHIP_ID_YUKON_EC_U)
3034 dev->features |= NETIF_F_TSO;
cd28ab6a
SH		 3035 if (highmem)
3036 dev->features |= NETIF_F_HIGHDMA;
793b883e 3037 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a 3038
d1f13708
SH		 3039#ifdef SKY2_VLAN_TAG_USED
3040 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
3041 dev->vlan_rx_register = sky2_vlan_rx_register;
3042 dev->vlan_rx_kill_vid = sky2_vlan_rx_kill_vid;
3043#endif
3044
cd28ab6a 3045 /* read the mac address */
793b883e 3046 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 3047 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a
SH		 3048
3049 /* device is off until link detection */
3050 netif_carrier_off(dev);
3051 netif_stop_queue(dev);
3052
3053 return dev;
3054}
3055
28bd181a 3056static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 3057{
3058 const struct sky2_port *sky2 = netdev_priv(dev);
3059
3060 if (netif_msg_probe(sky2))
3061 printk(KERN_INFO PFX "%s: addr %02x:%02x:%02x:%02x:%02x:%02x\n",
3062 dev->name,
3063 dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
3064 dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
3065}
3066
fb2690a9
SH		 3067/* Handle software interrupt used during MSI test */
3068static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id,
3069 struct pt_regs *regs)
3070{
3071 struct sky2_hw *hw = dev_id;
3072 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
3073
3074 if (status == 0)
3075 return IRQ_NONE;
3076
3077 if (status & Y2_IS_IRQ_SW) {
3078 hw->msi_detected = 1;
3079 wake_up(&hw->msi_wait);
3080 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
3081 }
3082 sky2_write32(hw, B0_Y2_SP_ICR, 2);
3083
3084 return IRQ_HANDLED;
3085}
3086
3087/* Test interrupt path by forcing a a software IRQ */
3088static int __devinit sky2_test_msi(struct sky2_hw *hw)
3089{
3090 struct pci_dev *pdev = hw->pdev;
3091 int err;
3092
3093 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
3094
3095 err = request_irq(pdev->irq, sky2_test_intr, SA_SHIRQ, DRV_NAME, hw);
3096 if (err) {
3097 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3098 pci_name(pdev), pdev->irq);
3099 return err;
3100 }
3101
3102 init_waitqueue_head (&hw->msi_wait);
3103
3104 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
3105 wmb();
3106
3107 wait_event_timeout(hw->msi_wait, hw->msi_detected, HZ/10);
3108
3109 if (!hw->msi_detected) {
3110 /* MSI test failed, go back to INTx mode */
3111 printk(KERN_WARNING PFX "%s: No interrupt was generated using MSI, "
3112 "switching to INTx mode. Please report this failure to "
3113 "the PCI maintainer and include system chipset information.\n",
3114 pci_name(pdev));
3115
3116 err = -EOPNOTSUPP;
3117 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
3118 }
3119
3120 sky2_write32(hw, B0_IMSK, 0);
3121
3122 free_irq(pdev->irq, hw);
3123
3124 return err;
3125}
3126
cd28ab6a
SH		 3127static int __devinit sky2_probe(struct pci_dev *pdev,
3128 const struct pci_device_id *ent)
3129{
793b883e 3130 struct net_device *dev, *dev1 = NULL;
cd28ab6a 3131 struct sky2_hw *hw;
5afa0a9c 3132 int err, pm_cap, using_dac = 0;
cd28ab6a 3133
793b883e
SH		 3134 err = pci_enable_device(pdev);
3135 if (err) {
cd28ab6a
SH		 3136 printk(KERN_ERR PFX "%s cannot enable PCI device\n",
3137 pci_name(pdev));
3138 goto err_out;
3139 }
3140
793b883e
SH		 3141 err = pci_request_regions(pdev, DRV_NAME);
3142 if (err) {
cd28ab6a
SH		 3143 printk(KERN_ERR PFX "%s cannot obtain PCI resources\n",
3144 pci_name(pdev));
793b883e 3145 goto err_out;
cd28ab6a
SH		 3146 }
3147
3148 pci_set_master(pdev);
3149
5afa0a9c
SH		 3150 /* Find power-management capability. */
3151 pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
3152 if (pm_cap == 0) {
3153 printk(KERN_ERR PFX "Cannot find PowerManagement capability, "
3154 "aborting.\n");
3155 err = -EIO;
3156 goto err_out_free_regions;
3157 }
3158
d1f3d4dd
SH		 3159 if (sizeof(dma_addr_t) > sizeof(u32) &&
3160 !(err = pci_set_dma_mask(pdev, DMA_64BIT_MASK))) {
3161 using_dac = 1;
3162 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
3163 if (err < 0) {
3164 printk(KERN_ERR PFX "%s unable to obtain 64 bit DMA "
3165 "for consistent allocations\n", pci_name(pdev));
3166 goto err_out_free_regions;
3167 }
cd28ab6a 3168
d1f3d4dd 3169 } else {
cd28ab6a
SH		 3170 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
3171 if (err) {
3172 printk(KERN_ERR PFX "%s no usable DMA configuration\n",
3173 pci_name(pdev));
3174 goto err_out_free_regions;
3175 }
3176 }
d1f3d4dd 3177
cd28ab6a 3178 err = -ENOMEM;
6aad85d6 3179 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
cd28ab6a
SH		 3180 if (!hw) {
3181 printk(KERN_ERR PFX "%s: cannot allocate hardware struct\n",
3182 pci_name(pdev));
3183 goto err_out_free_regions;
3184 }
3185
cd28ab6a 3186 hw->pdev = pdev;
cd28ab6a
SH		 3187
3188 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
3189 if (!hw->regs) {
3190 printk(KERN_ERR PFX "%s: cannot map device registers\n",
3191 pci_name(pdev));
3192 goto err_out_free_hw;
3193 }
5afa0a9c 3194 hw->pm_cap = pm_cap;
cd28ab6a 3195
56a645cc
SH		 3196#ifdef __BIG_ENDIAN
3197 /* byte swap descriptors in hardware */
3198 {
3199 u32 reg;
3200
3201 reg = sky2_pci_read32(hw, PCI_DEV_REG2);
3202 reg |= PCI_REV_DESC;
3203 sky2_pci_write32(hw, PCI_DEV_REG2, reg);
3204 }
3205#endif
3206
08c06d8a
SH		 3207 /* ring for status responses */
3208 hw->st_le = pci_alloc_consistent(hw->pdev, STATUS_LE_BYTES,
3209 &hw->st_dma);
3210 if (!hw->st_le)
3211 goto err_out_iounmap;
3212
cd28ab6a
SH		 3213 err = sky2_reset(hw);
3214 if (err)
793b883e 3215 goto err_out_iounmap;
cd28ab6a 3216
5f4f9dc1
SH		 3217 printk(KERN_INFO PFX "v%s addr 0x%lx irq %d Yukon-%s (0x%x) rev %d\n",
3218 DRV_VERSION, pci_resource_start(pdev, 0), pdev->irq,
92f965e8 3219 yukon2_name[hw->chip_id - CHIP_ID_YUKON_XL],
793b883e 3220 hw->chip_id, hw->chip_rev);
cd28ab6a 3221
793b883e
SH		 3222 dev = sky2_init_netdev(hw, 0, using_dac);
3223 if (!dev)
cd28ab6a
SH		 3224 goto err_out_free_pci;
3225
793b883e
SH		 3226 err = register_netdev(dev);
3227 if (err) {
cd28ab6a
SH		 3228 printk(KERN_ERR PFX "%s: cannot register net device\n",
3229 pci_name(pdev));
3230 goto err_out_free_netdev;
3231 }
3232
3233 sky2_show_addr(dev);
3234
3235 if (hw->ports > 1 && (dev1 = sky2_init_netdev(hw, 1, using_dac))) {
3236 if (register_netdev(dev1) == 0)
3237 sky2_show_addr(dev1);
3238 else {
3239 /* Failure to register second port need not be fatal */
793b883e
SH		 3240 printk(KERN_WARNING PFX
3241 "register of second port failed\n");
cd28ab6a
SH		 3242 hw->dev[1] = NULL;
3243 free_netdev(dev1);
3244 }
3245 }
3246
fb2690a9
SH		 3247 if (!disable_msi && pci_enable_msi(pdev) == 0) {
3248 err = sky2_test_msi(hw);
3249 if (err == -EOPNOTSUPP)
3250 pci_disable_msi(pdev);
3251 else if (err)
3252 goto err_out_unregister;
3253 }
3254
3255 err = request_irq(pdev->irq, sky2_intr, SA_SHIRQ, DRV_NAME, hw);
793b883e
SH		 3256 if (err) {
3257 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3258 pci_name(pdev), pdev->irq);
3259 goto err_out_unregister;
3260 }
3261
e07b1aa8 3262 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
793b883e
SH		 3263
3264 pci_set_drvdata(pdev, hw);
3265
cd28ab6a
SH		 3266 return 0;
3267
793b883e 3268err_out_unregister:
fb2690a9 3269 pci_disable_msi(pdev);
793b883e
SH		 3270 if (dev1) {
3271 unregister_netdev(dev1);
3272 free_netdev(dev1);
3273 }
3274 unregister_netdev(dev);
cd28ab6a
SH		 3275err_out_free_netdev:
3276 free_netdev(dev);
cd28ab6a 3277err_out_free_pci:
793b883e 3278 sky2_write8(hw, B0_CTST, CS_RST_SET);
cd28ab6a
SH		 3279 pci_free_consistent(hw->pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
3280err_out_iounmap:
3281 iounmap(hw->regs);
3282err_out_free_hw:
3283 kfree(hw);
3284err_out_free_regions:
3285 pci_release_regions(pdev);
cd28ab6a 3286 pci_disable_device(pdev);
cd28ab6a
SH		 3287err_out:
3288 return err;
3289}
3290
3291static void __devexit sky2_remove(struct pci_dev *pdev)
3292{
793b883e 3293 struct sky2_hw *hw = pci_get_drvdata(pdev);
cd28ab6a
SH		 3294 struct net_device *dev0, *dev1;
3295
793b883e 3296 if (!hw)
cd28ab6a
SH		 3297 return;
3298
cd28ab6a 3299 dev0 = hw->dev[0];
793b883e
SH		 3300 dev1 = hw->dev[1];
3301 if (dev1)
3302 unregister_netdev(dev1);
cd28ab6a
SH		 3303 unregister_netdev(dev0);
3304
793b883e 3305 sky2_write32(hw, B0_IMSK, 0);
5afa0a9c 3306 sky2_set_power_state(hw, PCI_D3hot);
cd28ab6a 3307 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
793b883e 3308 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 3309 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 3310
3311 free_irq(pdev->irq, hw);
fb2690a9 3312 pci_disable_msi(pdev);
793b883e 3313 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 3314 pci_release_regions(pdev);
3315 pci_disable_device(pdev);
793b883e 3316
cd28ab6a
SH		 3317 if (dev1)
3318 free_netdev(dev1);
3319 free_netdev(dev0);
3320 iounmap(hw->regs);
3321 kfree(hw);
5afa0a9c 3322
cd28ab6a
SH		 3323 pci_set_drvdata(pdev, NULL);
3324}
3325
3326#ifdef CONFIG_PM
3327static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
3328{
793b883e 3329 struct sky2_hw *hw = pci_get_drvdata(pdev);
5afa0a9c 3330 int i;
cd28ab6a
SH		 3331
3332 for (i = 0; i < 2; i++) {
3333 struct net_device *dev = hw->dev[i];
3334
3335 if (dev) {
5afa0a9c
SH		 3336 if (!netif_running(dev))
3337 continue;
3338
3339 sky2_down(dev);
cd28ab6a 3340 netif_device_detach(dev);
cd28ab6a
SH		 3341 }
3342 }
3343
5afa0a9c 3344 return sky2_set_power_state(hw, pci_choose_state(pdev, state));
cd28ab6a
SH		 3345}
3346
3347static int sky2_resume(struct pci_dev *pdev)
3348{
793b883e 3349 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 3350 int i, err;
cd28ab6a 3351
cd28ab6a
SH		 3352 pci_restore_state(pdev);
3353 pci_enable_wake(pdev, PCI_D0, 0);
08c06d8a
SH		 3354 err = sky2_set_power_state(hw, PCI_D0);
3355 if (err)
3356 goto out;
cd28ab6a 3357
08c06d8a
SH		 3358 err = sky2_reset(hw);
3359 if (err)
3360 goto out;
cd28ab6a
SH		 3361
3362 for (i = 0; i < 2; i++) {
3363 struct net_device *dev = hw->dev[i];
08c06d8a
SH		 3364 if (dev && netif_running(dev)) {
3365 netif_device_attach(dev);
3366 err = sky2_up(dev);
3367 if (err) {
3368 printk(KERN_ERR PFX "%s: could not up: %d\n",
3369 dev->name, err);
3370 dev_close(dev);
3371 break;
5afa0a9c 3372 }
cd28ab6a
SH		 3373 }
3374 }
08c06d8a
SH		 3375out:
3376 return err;
cd28ab6a
SH		 3377}
3378#endif
3379
3380static struct pci_driver sky2_driver = {
793b883e
SH		 3381 .name = DRV_NAME,
3382 .id_table = sky2_id_table,
3383 .probe = sky2_probe,
3384 .remove = __devexit_p(sky2_remove),
cd28ab6a 3385#ifdef CONFIG_PM
793b883e
SH		 3386 .suspend = sky2_suspend,
3387 .resume = sky2_resume,
cd28ab6a
SH		 3388#endif
3389};
3390
3391static int __init sky2_init_module(void)
3392{
50241c4c 3393 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 3394}
3395
3396static void __exit sky2_cleanup_module(void)
3397{
3398 pci_unregister_driver(&sky2_driver);
3399}
3400
3401module_init(sky2_init_module);
3402module_exit(sky2_cleanup_module);
3403
3404MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
3405MODULE_AUTHOR("Stephen Hemminger <[email protected]>");
3406MODULE_LICENSE("GPL");
5f4f9dc1 3407MODULE_VERSION(DRV_VERSION);
Empty description
This page took 0.590927 seconds and 4 git commands to generate.