]> Git Repo - linux.git/blame - drivers/scsi/stex.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
scsi: snic: Use scsi_cmd_to_rq() instead of scsi_cmnd.request
[linux.git] / drivers / scsi / stex.c
CommitLineData
2874c5fd 1// SPDX-License-Identifier: GPL-2.0-or-later
5a25ba16
JG		 2/*
3 * SuperTrak EX Series Storage Controller driver for Linux
4 *
1ec364e6 5 * Copyright (C) 2005-2015 Promise Technology Inc.
5a25ba16 6 *
5a25ba16
JG		 7 * Written By:
8 * Ed Lin <[email protected]>
5a25ba16
JG		 9 */
10
11#include <linux/init.h>
12#include <linux/errno.h>
13#include <linux/kernel.h>
14#include <linux/delay.h>
5a0e3ad6 15#include <linux/slab.h>
5a25ba16
JG		 16#include <linux/time.h>
17#include <linux/pci.h>
18#include <linux/blkdev.h>
19#include <linux/interrupt.h>
20#include <linux/types.h>
21#include <linux/module.h>
22#include <linux/spinlock.h>
0da39687 23#include <linux/ktime.h>
61b745fa 24#include <linux/reboot.h>
5a25ba16
JG		 25#include <asm/io.h>
26#include <asm/irq.h>
27#include <asm/byteorder.h>
28#include <scsi/scsi.h>
29#include <scsi/scsi_device.h>
30#include <scsi/scsi_cmnd.h>
31#include <scsi/scsi_host.h>
cf355883 32#include <scsi/scsi_tcq.h>
c25da0af 33#include <scsi/scsi_dbg.h>
11002fbc 34#include <scsi/scsi_eh.h>
5a25ba16
JG		 35
36#define DRV_NAME "stex"
d6570227
C		 37#define ST_DRIVER_VERSION "6.02.0000.01"
38#define ST_VER_MAJOR 6
39#define ST_VER_MINOR 02
1ec364e6
C		 40#define ST_OEM 0000
41#define ST_BUILD_VER 01
5a25ba16
JG		 42
43enum {
44 /* MU register offset */
45 IMR0 = 0x10, /* MU_INBOUND_MESSAGE_REG0 */
46 IMR1 = 0x14, /* MU_INBOUND_MESSAGE_REG1 */
47 OMR0 = 0x18, /* MU_OUTBOUND_MESSAGE_REG0 */
48 OMR1 = 0x1c, /* MU_OUTBOUND_MESSAGE_REG1 */
49 IDBL = 0x20, /* MU_INBOUND_DOORBELL */
50 IIS = 0x24, /* MU_INBOUND_INTERRUPT_STATUS */
51 IIM = 0x28, /* MU_INBOUND_INTERRUPT_MASK */
52 ODBL = 0x2c, /* MU_OUTBOUND_DOORBELL */
53 OIS = 0x30, /* MU_OUTBOUND_INTERRUPT_STATUS */
54 OIM = 0x3c, /* MU_OUTBOUND_INTERRUPT_MASK */
55
69cb4875 56 YIOA_STATUS = 0x00,
0f3f6ee6
EL		 57 YH2I_INT = 0x20,
58 YINT_EN = 0x34,
59 YI2H_INT = 0x9c,
60 YI2H_INT_C = 0xa0,
61 YH2I_REQ = 0xc0,
62 YH2I_REQ_HI = 0xc4,
d6570227
C		 63 PSCRATCH0 = 0xb0,
64 PSCRATCH1 = 0xb4,
65 PSCRATCH2 = 0xb8,
66 PSCRATCH3 = 0xbc,
67 PSCRATCH4 = 0xc8,
68 MAILBOX_BASE = 0x1000,
69 MAILBOX_HNDSHK_STS = 0x0,
0f3f6ee6 70
5a25ba16 71 /* MU register value */
9eb46d2a
EL		 72 MU_INBOUND_DOORBELL_HANDSHAKE = (1 << 0),
73 MU_INBOUND_DOORBELL_REQHEADCHANGED = (1 << 1),
74 MU_INBOUND_DOORBELL_STATUSTAILCHANGED = (1 << 2),
75 MU_INBOUND_DOORBELL_HMUSTOPPED = (1 << 3),
76 MU_INBOUND_DOORBELL_RESET = (1 << 4),
77
78 MU_OUTBOUND_DOORBELL_HANDSHAKE = (1 << 0),
79 MU_OUTBOUND_DOORBELL_REQUESTTAILCHANGED = (1 << 1),
80 MU_OUTBOUND_DOORBELL_STATUSHEADCHANGED = (1 << 2),
81 MU_OUTBOUND_DOORBELL_BUSCHANGE = (1 << 3),
82 MU_OUTBOUND_DOORBELL_HASEVENT = (1 << 4),
83 MU_OUTBOUND_DOORBELL_REQUEST_RESET = (1 << 27),
5a25ba16
JG		 84
85 /* MU status code */
86 MU_STATE_STARTING = 1,
9eb46d2a
EL		 87 MU_STATE_STARTED = 2,
88 MU_STATE_RESETTING = 3,
89 MU_STATE_FAILED = 4,
45b42adb
C		 90 MU_STATE_STOP = 5,
91 MU_STATE_NOCONNECT = 6,
5a25ba16 92
d6570227 93 MU_MAX_DELAY = 50,
5a25ba16 94 MU_HANDSHAKE_SIGNATURE = 0x55aaaa55,
529e7a62 95 MU_HANDSHAKE_SIGNATURE_HALF = 0x5a5a0000,
76fbf96f 96 MU_HARD_RESET_WAIT = 30000,
5a25ba16
JG		 97 HMU_PARTNER_TYPE = 2,
98
99 /* firmware returned values */
100 SRB_STATUS_SUCCESS = 0x01,
101 SRB_STATUS_ERROR = 0x04,
102 SRB_STATUS_BUSY = 0x05,
103 SRB_STATUS_INVALID_REQUEST = 0x06,
104 SRB_STATUS_SELECTION_TIMEOUT = 0x0A,
105 SRB_SEE_SENSE = 0x80,
106
107 /* task attribute */
108 TASK_ATTRIBUTE_SIMPLE = 0x0,
109 TASK_ATTRIBUTE_HEADOFQUEUE = 0x1,
110 TASK_ATTRIBUTE_ORDERED = 0x2,
111 TASK_ATTRIBUTE_ACA = 0x4,
112
0f3f6ee6
EL		 113 SS_STS_NORMAL = 0x80000000,
114 SS_STS_DONE = 0x40000000,
115 SS_STS_HANDSHAKE = 0x20000000,
116
117 SS_HEAD_HANDSHAKE = 0x80,
118
69cb4875
EL		 119 SS_H2I_INT_RESET = 0x100,
120
9eb46d2a
EL		 121 SS_I2H_REQUEST_RESET = 0x2000,
122
69cb4875
EL		 123 SS_MU_OPERATIONAL = 0x80000000,
124
7cfe99a5 125 STEX_CDB_LENGTH = 16,
5a25ba16 126 STATUS_VAR_LEN = 128,
5a25ba16
JG		 127
128 /* sg flags */
129 SG_CF_EOT = 0x80, /* end of table */
130 SG_CF_64B = 0x40, /* 64 bit item */
131 SG_CF_HOST = 0x20, /* sg in host memory */
7cfe99a5
ELP		 132 MSG_DATA_DIR_ND = 0,
133 MSG_DATA_DIR_IN = 1,
134 MSG_DATA_DIR_OUT = 2,
5a25ba16 135
5a25ba16
JG		 136 st_shasta = 0,
137 st_vsc = 1,
591a3a5f
EL		 138 st_yosemite = 2,
139 st_seq = 3,
0f3f6ee6 140 st_yel = 4,
d6570227 141 st_P3 = 5,
5a25ba16
JG		 142
143 PASSTHRU_REQ_TYPE = 0x00000001,
144 PASSTHRU_REQ_NO_WAKEUP = 0x00000100,
7cfe99a5 145 ST_INTERNAL_TIMEOUT = 180,
5a25ba16 146
fb4f66be
EL		 147 ST_TO_CMD = 0,
148 ST_FROM_CMD = 1,
149
5a25ba16 150 /* vendor specific commands of Promise */
fb4f66be
EL		 151 MGT_CMD = 0xd8,
152 SINBAND_MGT_CMD = 0xd9,
5a25ba16
JG		 153 ARRAY_CMD = 0xe0,
154 CONTROLLER_CMD = 0xe1,
155 DEBUGGING_CMD = 0xe2,
156 PASSTHRU_CMD = 0xe3,
157
158 PASSTHRU_GET_ADAPTER = 0x05,
159 PASSTHRU_GET_DRVVER = 0x10,
fb4f66be
EL		 160
161 CTLR_CONFIG_CMD = 0x03,
162 CTLR_SHUTDOWN = 0x0d,
163
5a25ba16
JG		 164 CTLR_POWER_STATE_CHANGE = 0x0e,
165 CTLR_POWER_SAVING = 0x01,
166
167 PASSTHRU_SIGNATURE = 0x4e415041,
fb4f66be 168 MGT_CMD_SIGNATURE = 0xba,
5a25ba16
JG		 169
170 INQUIRY_EVPD = 0x01,
94e9108b
EL		 171
172 ST_ADDITIONAL_MEM = 0x200000,
cbacfb5f 173 ST_ADDITIONAL_MEM_MIN = 0x80000,
797150b9
C		 174 PMIC_SHUTDOWN = 0x0D,
175 PMIC_REUMSE = 0x10,
176 ST_IGNORED = -1,
177 ST_NOTHANDLED = 7,
178 ST_S3 = 3,
179 ST_S4 = 4,
180 ST_S5 = 5,
181 ST_S6 = 6,
5a25ba16
JG		 182};
183
184struct st_sgitem {
185 u8 ctrl; /* SG_CF_xxx */
186 u8 reserved[3];
187 __le32 count;
f1498161 188 __le64 addr;
5a25ba16
JG		 189};
190
0f3f6ee6
EL		 191struct st_ss_sgitem {
192 __le32 addr;
193 __le32 addr_hi;
194 __le32 count;
195};
196
5a25ba16
JG		 197struct st_sgtable {
198 __le16 sg_count;
199 __le16 max_sg_count;
200 __le32 sz_in_byte;
5a25ba16
JG		 201};
202
0f3f6ee6
EL		 203struct st_msg_header {
204 __le64 handle;
205 u8 flag;
206 u8 channel;
207 __le16 timeout;
208 u32 reserved;
209};
210
5a25ba16 211struct handshake_frame {
f1498161 212 __le64 rb_phy; /* request payload queue physical address */
5a25ba16
JG		 213 __le16 req_sz; /* size of each request payload */
214 __le16 req_cnt; /* count of reqs the buffer can hold */
215 __le16 status_sz; /* size of each status payload */
216 __le16 status_cnt; /* count of status the buffer can hold */
f1498161 217 __le64 hosttime; /* seconds from Jan 1, 1970 (GMT) */
5a25ba16
JG		 218 u8 partner_type; /* who sends this frame */
219 u8 reserved0[7];
220 __le32 partner_ver_major;
221 __le32 partner_ver_minor;
222 __le32 partner_ver_oem;
223 __le32 partner_ver_build;
94e9108b
EL		 224 __le32 extra_offset; /* NEW */
225 __le32 extra_size; /* NEW */
0f3f6ee6
EL		 226 __le32 scratch_size;
227 u32 reserved1;
5a25ba16
JG		 228};
229
230struct req_msg {
231 __le16 tag;
232 u8 lun;
233 u8 target;
234 u8 task_attr;
235 u8 task_manage;
7cfe99a5 236 u8 data_dir;
f903d7b7 237 u8 payload_sz; /* payload size in 4-byte, not used */
5a25ba16 238 u8 cdb[STEX_CDB_LENGTH];
5febf6d6 239 u32 variable[];
5a25ba16
JG		 240};
241
242struct status_msg {
243 __le16 tag;
244 u8 lun;
245 u8 target;
246 u8 srb_status;
247 u8 scsi_status;
248 u8 reserved;
249 u8 payload_sz; /* payload size in 4-byte */
250 u8 variable[STATUS_VAR_LEN];
251};
252
253struct ver_info {
254 u32 major;
255 u32 minor;
256 u32 oem;
257 u32 build;
258 u32 reserved[2];
259};
260
261struct st_frame {
262 u32 base[6];
263 u32 rom_addr;
264
265 struct ver_info drv_ver;
266 struct ver_info bios_ver;
267
268 u32 bus;
269 u32 slot;
270 u32 irq_level;
271 u32 irq_vec;
272 u32 id;
273 u32 subid;
274
275 u32 dimm_size;
276 u8 dimm_type;
277 u8 reserved[3];
278
279 u32 channel;
280 u32 reserved1;
281};
282
283struct st_drvver {
284 u32 major;
285 u32 minor;
286 u32 oem;
287 u32 build;
288 u32 signature[2];
289 u8 console_id;
290 u8 host_no;
291 u8 reserved0[2];
292 u32 reserved[3];
293};
294
5a25ba16
JG		 295struct st_ccb {
296 struct req_msg *req;
297 struct scsi_cmnd *cmd;
298
299 void *sense_buffer;
300 unsigned int sense_bufflen;
301 int sg_count;
302
303 u32 req_type;
304 u8 srb_status;
305 u8 scsi_status;
f1498161 306 u8 reserved[2];
5a25ba16
JG		 307};
308
309struct st_hba {
310 void __iomem *mmio_base; /* iomapped PCI memory space */
311 void *dma_mem;
312 dma_addr_t dma_handle;
94e9108b 313 size_t dma_size;
5a25ba16
JG		 314
315 struct Scsi_Host *host;
316 struct pci_dev *pdev;
317
0f3f6ee6
EL		 318 struct req_msg * (*alloc_rq) (struct st_hba *);
319 int (*map_sg)(struct st_hba *, struct req_msg *, struct st_ccb *);
320 void (*send) (struct st_hba *, struct req_msg *, u16);
321
5a25ba16
JG		 322 u32 req_head;
323 u32 req_tail;
324 u32 status_head;
325 u32 status_tail;
326
327 struct status_msg *status_buffer;
328 void *copy_buffer; /* temp buffer for driver-handled commands */
591a3a5f 329 struct st_ccb *ccb;
5a25ba16 330 struct st_ccb *wait_ccb;
0f3f6ee6 331 __le32 *scratch;
5a25ba16 332
9eb46d2a
EL		 333 char work_q_name[20];
334 struct workqueue_struct *work_q;
335 struct work_struct reset_work;
336 wait_queue_head_t reset_waitq;
5a25ba16 337 unsigned int mu_status;
5a25ba16 338 unsigned int cardtype;
99946f81
EL		 339 int msi_enabled;
340 int out_req_cnt;
591a3a5f
EL		 341 u32 extra_offset;
342 u16 rq_count;
343 u16 rq_size;
344 u16 sts_count;
1ec364e6 345 u8 supports_pm;
d6570227 346 int msi_lock;
591a3a5f
EL		 347};
348
349struct st_card_info {
0f3f6ee6
EL		 350 struct req_msg * (*alloc_rq) (struct st_hba *);
351 int (*map_sg)(struct st_hba *, struct req_msg *, struct st_ccb *);
352 void (*send) (struct st_hba *, struct req_msg *, u16);
591a3a5f
EL		 353 unsigned int max_id;
354 unsigned int max_lun;
355 unsigned int max_channel;
356 u16 rq_count;
357 u16 rq_size;
358 u16 sts_count;
5a25ba16
JG		 359};
360
9385c5be 361static int S6flag;
61b745fa
C		 362static int stex_halt(struct notifier_block *nb, ulong event, void *buf);
363static struct notifier_block stex_notifier = {
364 stex_halt, NULL, 0
365};
366
99946f81
EL		 367static int msi;
368module_param(msi, int, 0);
369MODULE_PARM_DESC(msi, "Enable Message Signaled Interrupts(0=off, 1=on)");
370
5a25ba16
JG		 371static const char console_inq_page[] =
372{
373 0x03,0x00,0x03,0x03,0xFA,0x00,0x00,0x30,
374 0x50,0x72,0x6F,0x6D,0x69,0x73,0x65,0x20, /* "Promise " */
375 0x52,0x41,0x49,0x44,0x20,0x43,0x6F,0x6E, /* "RAID Con" */
376 0x73,0x6F,0x6C,0x65,0x20,0x20,0x20,0x20, /* "sole " */
377 0x31,0x2E,0x30,0x30,0x20,0x20,0x20,0x20, /* "1.00 " */
378 0x53,0x58,0x2F,0x52,0x53,0x41,0x46,0x2D, /* "SX/RSAF-" */
379 0x54,0x45,0x31,0x2E,0x30,0x30,0x20,0x20, /* "TE1.00 " */
380 0x0C,0x20,0x20,0x20,0x20,0x20,0x20,0x20
381};
382
383MODULE_AUTHOR("Ed Lin");
384MODULE_DESCRIPTION("Promise Technology SuperTrak EX Controllers");
385MODULE_LICENSE("GPL");
386MODULE_VERSION(ST_DRIVER_VERSION);
387
5a25ba16
JG		 388static struct status_msg *stex_get_status(struct st_hba *hba)
389{
f1498161 390 struct status_msg *status = hba->status_buffer + hba->status_tail;
5a25ba16
JG		 391
392 ++hba->status_tail;
591a3a5f 393 hba->status_tail %= hba->sts_count+1;
5a25ba16
JG		 394
395 return status;
396}
397
5a25ba16
JG		 398static void stex_invalid_field(struct scsi_cmnd *cmd,
399 void (*done)(struct scsi_cmnd *))
400{
7cfe99a5 401 /* "Invalid field in cdb" */
f2b1e9c6 402 scsi_build_sense(cmd, 0, ILLEGAL_REQUEST, 0x24, 0x0);
5a25ba16
JG		 403 done(cmd);
404}
405
406static struct req_msg *stex_alloc_req(struct st_hba *hba)
407{
591a3a5f 408 struct req_msg *req = hba->dma_mem + hba->req_head * hba->rq_size;
5a25ba16
JG		 409
410 ++hba->req_head;
591a3a5f 411 hba->req_head %= hba->rq_count+1;
5a25ba16
JG		 412
413 return req;
414}
415
0f3f6ee6
EL		 416static struct req_msg *stex_ss_alloc_req(struct st_hba *hba)
417{
418 return (struct req_msg *)(hba->dma_mem +
419 hba->req_head * hba->rq_size + sizeof(struct st_msg_header));
420}
421
5a25ba16
JG		 422static int stex_map_sg(struct st_hba *hba,
423 struct req_msg *req, struct st_ccb *ccb)
424{
5a25ba16 425 struct scsi_cmnd *cmd;
d5587d5d 426 struct scatterlist *sg;
5a25ba16 427 struct st_sgtable *dst;
f1498161 428 struct st_sgitem *table;
d5587d5d 429 int i, nseg;
5a25ba16
JG		 430
431 cmd = ccb->cmd;
d5587d5d 432 nseg = scsi_dma_map(cmd);
f1498161 433 BUG_ON(nseg < 0);
d5587d5d 434 if (nseg) {
f1498161
EL		 435 dst = (struct st_sgtable *)req->variable;
436
d5587d5d
FT		 437 ccb->sg_count = nseg;
438 dst->sg_count = cpu_to_le16((u16)nseg);
f1498161
EL		 439 dst->max_sg_count = cpu_to_le16(hba->host->sg_tablesize);
440 dst->sz_in_byte = cpu_to_le32(scsi_bufflen(cmd));
5a25ba16 441
f1498161 442 table = (struct st_sgitem *)(dst + 1);
d5587d5d 443 scsi_for_each_sg(cmd, sg, nseg, i) {
f1498161
EL		 444 table[i].count = cpu_to_le32((u32)sg_dma_len(sg));
445 table[i].addr = cpu_to_le64(sg_dma_address(sg));
446 table[i].ctrl = SG_CF_64B | SG_CF_HOST;
5a25ba16 447 }
f1498161 448 table[--i].ctrl |= SG_CF_EOT;
5a25ba16
JG		 449 }
450
f1498161 451 return nseg;
5a25ba16
JG		 452}
453
0f3f6ee6
EL		 454static int stex_ss_map_sg(struct st_hba *hba,
455 struct req_msg *req, struct st_ccb *ccb)
456{
457 struct scsi_cmnd *cmd;
458 struct scatterlist *sg;
459 struct st_sgtable *dst;
460 struct st_ss_sgitem *table;
461 int i, nseg;
462
463 cmd = ccb->cmd;
464 nseg = scsi_dma_map(cmd);
465 BUG_ON(nseg < 0);
466 if (nseg) {
467 dst = (struct st_sgtable *)req->variable;
468
469 ccb->sg_count = nseg;
470 dst->sg_count = cpu_to_le16((u16)nseg);
471 dst->max_sg_count = cpu_to_le16(hba->host->sg_tablesize);
472 dst->sz_in_byte = cpu_to_le32(scsi_bufflen(cmd));
473
474 table = (struct st_ss_sgitem *)(dst + 1);
475 scsi_for_each_sg(cmd, sg, nseg, i) {
476 table[i].count = cpu_to_le32((u32)sg_dma_len(sg));
477 table[i].addr =
478 cpu_to_le32(sg_dma_address(sg) & 0xffffffff);
479 table[i].addr_hi =
480 cpu_to_le32((sg_dma_address(sg) >> 16) >> 16);
481 }
482 }
483
484 return nseg;
485}
486
5a25ba16
JG		 487static void stex_controller_info(struct st_hba *hba, struct st_ccb *ccb)
488{
489 struct st_frame *p;
490 size_t count = sizeof(struct st_frame);
491
492 p = hba->copy_buffer;
f1498161 493 scsi_sg_copy_to_buffer(ccb->cmd, p, count);
5a25ba16
JG		 494 memset(p->base, 0, sizeof(u32)*6);
495 *(unsigned long *)(p->base) = pci_resource_start(hba->pdev, 0);
496 p->rom_addr = 0;
497
498 p->drv_ver.major = ST_VER_MAJOR;
499 p->drv_ver.minor = ST_VER_MINOR;
500 p->drv_ver.oem = ST_OEM;
501 p->drv_ver.build = ST_BUILD_VER;
502
503 p->bus = hba->pdev->bus->number;
504 p->slot = hba->pdev->devfn;
505 p->irq_level = 0;
506 p->irq_vec = hba->pdev->irq;
507 p->id = hba->pdev->vendor << 16 | hba->pdev->device;
508 p->subid =
509 hba->pdev->subsystem_vendor << 16 | hba->pdev->subsystem_device;
510
f1498161 511 scsi_sg_copy_from_buffer(ccb->cmd, p, count);
5a25ba16
JG		 512}
513
514static void
515stex_send_cmd(struct st_hba *hba, struct req_msg *req, u16 tag)
516{
517 req->tag = cpu_to_le16(tag);
5a25ba16
JG		 518
519 hba->ccb[tag].req = req;
520 hba->out_req_cnt++;
521
522 writel(hba->req_head, hba->mmio_base + IMR0);
523 writel(MU_INBOUND_DOORBELL_REQHEADCHANGED, hba->mmio_base + IDBL);
524 readl(hba->mmio_base + IDBL); /* flush */
525}
526
0f3f6ee6
EL		 527static void
528stex_ss_send_cmd(struct st_hba *hba, struct req_msg *req, u16 tag)
529{
530 struct scsi_cmnd *cmd;
531 struct st_msg_header *msg_h;
532 dma_addr_t addr;
533
534 req->tag = cpu_to_le16(tag);
535
536 hba->ccb[tag].req = req;
537 hba->out_req_cnt++;
538
539 cmd = hba->ccb[tag].cmd;
540 msg_h = (struct st_msg_header *)req - 1;
541 if (likely(cmd)) {
542 msg_h->channel = (u8)cmd->device->channel;
543 msg_h->timeout = cpu_to_le16(cmd->request->timeout/HZ);
544 }
545 addr = hba->dma_handle + hba->req_head * hba->rq_size;
546 addr += (hba->ccb[tag].sg_count+4)/11;
547 msg_h->handle = cpu_to_le64(addr);
548
549 ++hba->req_head;
550 hba->req_head %= hba->rq_count+1;
d6570227
C		 551 if (hba->cardtype == st_P3) {
552 writel((addr >> 16) >> 16, hba->mmio_base + YH2I_REQ_HI);
553 writel(addr, hba->mmio_base + YH2I_REQ);
554 } else {
555 writel((addr >> 16) >> 16, hba->mmio_base + YH2I_REQ_HI);
556 readl(hba->mmio_base + YH2I_REQ_HI); /* flush */
557 writel(addr, hba->mmio_base + YH2I_REQ);
558 readl(hba->mmio_base + YH2I_REQ); /* flush */
559 }
0f3f6ee6
EL		 560}
561
45b42adb
C		 562static void return_abnormal_state(struct st_hba *hba, int status)
563{
564 struct st_ccb *ccb;
565 unsigned long flags;
566 u16 tag;
567
568 spin_lock_irqsave(hba->host->host_lock, flags);
569 for (tag = 0; tag < hba->host->can_queue; tag++) {
570 ccb = &hba->ccb[tag];
571 if (ccb->req == NULL)
572 continue;
573 ccb->req = NULL;
574 if (ccb->cmd) {
575 scsi_dma_unmap(ccb->cmd);
576 ccb->cmd->result = status << 16;
577 ccb->cmd->scsi_done(ccb->cmd);
578 ccb->cmd = NULL;
579 }
580 }
581 spin_unlock_irqrestore(hba->host->host_lock, flags);
582}
5a25ba16
JG		 583static int
584stex_slave_config(struct scsi_device *sdev)
585{
586 sdev->use_10_for_rw = 1;
587 sdev->use_10_for_ms = 1;
dc5c49bf 588 blk_queue_rq_timeout(sdev->request_queue, 60 * HZ);
cf355883 589
5a25ba16
JG		 590 return 0;
591}
592
5a25ba16 593static int
f281233d 594stex_queuecommand_lck(struct scsi_cmnd *cmd, void (*done)(struct scsi_cmnd *))
5a25ba16
JG		 595{
596 struct st_hba *hba;
597 struct Scsi_Host *host;
f1498161 598 unsigned int id, lun;
5a25ba16
JG		 599 struct req_msg *req;
600 u16 tag;
7cfe99a5 601
5a25ba16
JG		 602 host = cmd->device->host;
603 id = cmd->device->id;
e0b2e597 604 lun = cmd->device->lun;
5a25ba16 605 hba = (struct st_hba *) &host->hostdata[0];
45b42adb
C		 606 if (hba->mu_status == MU_STATE_NOCONNECT) {
607 cmd->result = DID_NO_CONNECT;
608 done(cmd);
609 return 0;
610 }
611 if (unlikely(hba->mu_status != MU_STATE_STARTED))
9eb46d2a
EL		 612 return SCSI_MLQUEUE_HOST_BUSY;
613
5a25ba16
JG		 614 switch (cmd->cmnd[0]) {
615 case MODE_SENSE_10:
616 {
617 static char ms10_caching_page[12] =
618 { 0, 0x12, 0, 0, 0, 0, 0, 0, 0x8, 0xa, 0x4, 0 };
619 unsigned char page;
7cfe99a5 620
5a25ba16
JG		 621 page = cmd->cmnd[2] & 0x3f;
622 if (page == 0x8 || page == 0x3f) {
31fe47d4
FT		 623 scsi_sg_copy_from_buffer(cmd, ms10_caching_page,
624 sizeof(ms10_caching_page));
8959e81c 625 cmd->result = DID_OK << 16;
5a25ba16
JG		 626 done(cmd);
627 } else
628 stex_invalid_field(cmd, done);
629 return 0;
630 }
e0b2e597
EL		 631 case REPORT_LUNS:
632 /*
633 * The shasta firmware does not report actual luns in the
634 * target, so fail the command to force sequential lun scan.
635 * Also, the console device does not support this command.
636 */
637 if (hba->cardtype == st_shasta || id == host->max_id - 1) {
638 stex_invalid_field(cmd, done);
639 return 0;
640 }
641 break;
d116a7bc
EL		 642 case TEST_UNIT_READY:
643 if (id == host->max_id - 1) {
8959e81c 644 cmd->result = DID_OK << 16;
d116a7bc
EL		 645 done(cmd);
646 return 0;
647 }
648 break;
5a25ba16 649 case INQUIRY:
91e6ecad
EL		 650 if (lun >= host->max_lun) {
651 cmd->result = DID_NO_CONNECT << 16;
652 done(cmd);
653 return 0;
654 }
e0b2e597 655 if (id != host->max_id - 1)
5a25ba16 656 break;
0f3f6ee6
EL		 657 if (!lun && !cmd->device->channel &&
658 (cmd->cmnd[1] & INQUIRY_EVPD) == 0) {
31fe47d4
FT		 659 scsi_sg_copy_from_buffer(cmd, (void *)console_inq_page,
660 sizeof(console_inq_page));
8959e81c 661 cmd->result = DID_OK << 16;
5a25ba16
JG		 662 done(cmd);
663 } else
664 stex_invalid_field(cmd, done);
665 return 0;
666 case PASSTHRU_CMD:
667 if (cmd->cmnd[1] == PASSTHRU_GET_DRVVER) {
668 struct st_drvver ver;
26106e3c 669 size_t cp_len = sizeof(ver);
7cfe99a5 670
5a25ba16
JG		 671 ver.major = ST_VER_MAJOR;
672 ver.minor = ST_VER_MINOR;
673 ver.oem = ST_OEM;
674 ver.build = ST_BUILD_VER;
675 ver.signature[0] = PASSTHRU_SIGNATURE;
e0b2e597 676 ver.console_id = host->max_id - 1;
5a25ba16 677 ver.host_no = hba->host->host_no;
31fe47d4 678 cp_len = scsi_sg_copy_from_buffer(cmd, &ver, cp_len);
8959e81c
HR		 679 if (sizeof(ver) == cp_len)
680 cmd->result = DID_OK << 16;
681 else
682 cmd->result = DID_ERROR << 16;
5a25ba16
JG		 683 done(cmd);
684 return 0;
685 }
8b185fc6 686 break;
5a25ba16
JG		 687 default:
688 break;
689 }
690
691 cmd->scsi_done = done;
692
cf355883
EL		 693 tag = cmd->request->tag;
694
695 if (unlikely(tag >= host->can_queue))
5a25ba16
JG		 696 return SCSI_MLQUEUE_HOST_BUSY;
697
0f3f6ee6 698 req = hba->alloc_rq(hba);
fb4f66be 699
e0b2e597
EL		 700 req->lun = lun;
701 req->target = id;
5a25ba16
JG		 702
703 /* cdb */
704 memcpy(req->cdb, cmd->cmnd, STEX_CDB_LENGTH);
705
7cfe99a5
ELP		 706 if (cmd->sc_data_direction == DMA_FROM_DEVICE)
707 req->data_dir = MSG_DATA_DIR_IN;
708 else if (cmd->sc_data_direction == DMA_TO_DEVICE)
709 req->data_dir = MSG_DATA_DIR_OUT;
710 else
711 req->data_dir = MSG_DATA_DIR_ND;
712
5a25ba16
JG		 713 hba->ccb[tag].cmd = cmd;
714 hba->ccb[tag].sense_bufflen = SCSI_SENSE_BUFFERSIZE;
715 hba->ccb[tag].sense_buffer = cmd->sense_buffer;
5a25ba16 716
0f3f6ee6
EL		 717 if (!hba->map_sg(hba, req, &hba->ccb[tag])) {
718 hba->ccb[tag].sg_count = 0;
719 memset(&req->variable[0], 0, 8);
720 }
5a25ba16 721
0f3f6ee6 722 hba->send(hba, req, tag);
5a25ba16
JG		 723 return 0;
724}
725
f281233d
JG		 726static DEF_SCSI_QCMD(stex_queuecommand)
727
5a25ba16
JG		 728static void stex_scsi_done(struct st_ccb *ccb)
729{
730 struct scsi_cmnd *cmd = ccb->cmd;
731 int result;
732
f1498161 733 if (ccb->srb_status == SRB_STATUS_SUCCESS || ccb->srb_status == 0) {
5a25ba16
JG		 734 result = ccb->scsi_status;
735 switch (ccb->scsi_status) {
736 case SAM_STAT_GOOD:
8959e81c 737 result |= DID_OK << 16;
5a25ba16
JG		 738 break;
739 case SAM_STAT_CHECK_CONDITION:
464a00c9 740 result |= DID_OK << 16;
5a25ba16
JG		 741 break;
742 case SAM_STAT_BUSY:
8959e81c 743 result |= DID_BUS_BUSY << 16;
5a25ba16
JG		 744 break;
745 default:
8959e81c 746 result |= DID_ERROR << 16;
5a25ba16
JG		 747 break;
748 }
749 }
750 else if (ccb->srb_status & SRB_SEE_SENSE)
464a00c9 751 result = SAM_STAT_CHECK_CONDITION;
5a25ba16
JG		 752 else switch (ccb->srb_status) {
753 case SRB_STATUS_SELECTION_TIMEOUT:
8959e81c 754 result = DID_NO_CONNECT << 16;
5a25ba16
JG		 755 break;
756 case SRB_STATUS_BUSY:
8959e81c 757 result = DID_BUS_BUSY << 16;
5a25ba16
JG		 758 break;
759 case SRB_STATUS_INVALID_REQUEST:
760 case SRB_STATUS_ERROR:
761 default:
8959e81c 762 result = DID_ERROR << 16;
5a25ba16
JG		 763 break;
764 }
765
766 cmd->result = result;
767 cmd->scsi_done(cmd);
768}
769
770static void stex_copy_data(struct st_ccb *ccb,
771 struct status_msg *resp, unsigned int variable)
772{
5a25ba16
JG		 773 if (resp->scsi_status != SAM_STAT_GOOD) {
774 if (ccb->sense_buffer != NULL)
775 memcpy(ccb->sense_buffer, resp->variable,
776 min(variable, ccb->sense_bufflen));
777 return;
778 }
779
780 if (ccb->cmd == NULL)
781 return;
f1498161 782 scsi_sg_copy_from_buffer(ccb->cmd, resp->variable, variable);
fb4f66be
EL		 783}
784
f1498161 785static void stex_check_cmd(struct st_hba *hba,
fb4f66be
EL		 786 struct st_ccb *ccb, struct status_msg *resp)
787{
fb4f66be 788 if (ccb->cmd->cmnd[0] == MGT_CMD &&
f1498161 789 resp->scsi_status != SAM_STAT_CHECK_CONDITION)
968a5763
EL		 790 scsi_set_resid(ccb->cmd, scsi_bufflen(ccb->cmd) -
791 le32_to_cpu(*(__le32 *)&resp->variable[0]));
5a25ba16
JG		 792}
793
794static void stex_mu_intr(struct st_hba *hba, u32 doorbell)
795{
796 void __iomem *base = hba->mmio_base;
797 struct status_msg *resp;
798 struct st_ccb *ccb;
799 unsigned int size;
800 u16 tag;
801
f1498161 802 if (unlikely(!(doorbell & MU_OUTBOUND_DOORBELL_STATUSHEADCHANGED)))
5a25ba16
JG		 803 return;
804
805 /* status payloads */
806 hba->status_head = readl(base + OMR1);
591a3a5f 807 if (unlikely(hba->status_head > hba->sts_count)) {
5a25ba16
JG		 808 printk(KERN_WARNING DRV_NAME "(%s): invalid status head\n",
809 pci_name(hba->pdev));
810 return;
811 }
812
fb4f66be
EL		 813 /*
814 * it's not a valid status payload if:
815 * 1. there are no pending requests(e.g. during init stage)
816 * 2. there are some pending requests, but the controller is in
817 * reset status, and its type is not st_yosemite
818 * firmware of st_yosemite in reset status will return pending requests
819 * to driver, so we allow it to pass
820 */
821 if (unlikely(hba->out_req_cnt <= 0 ||
822 (hba->mu_status == MU_STATE_RESETTING &&
823 hba->cardtype != st_yosemite))) {
5a25ba16
JG		 824 hba->status_tail = hba->status_head;
825 goto update_status;
826 }
827
828 while (hba->status_tail != hba->status_head) {
829 resp = stex_get_status(hba);
830 tag = le16_to_cpu(resp->tag);
cf355883 831 if (unlikely(tag >= hba->host->can_queue)) {
5a25ba16
JG		 832 printk(KERN_WARNING DRV_NAME
833 "(%s): invalid tag\n", pci_name(hba->pdev));
834 continue;
835 }
5a25ba16 836
f1498161 837 hba->out_req_cnt--;
5a25ba16 838 ccb = &hba->ccb[tag];
f1498161 839 if (unlikely(hba->wait_ccb == ccb))
5a25ba16
JG		 840 hba->wait_ccb = NULL;
841 if (unlikely(ccb->req == NULL)) {
842 printk(KERN_WARNING DRV_NAME
843 "(%s): lagging req\n", pci_name(hba->pdev));
5a25ba16
JG		 844 continue;
845 }
846
847 size = resp->payload_sz * sizeof(u32); /* payload size */
848 if (unlikely(size < sizeof(*resp) - STATUS_VAR_LEN ||
849 size > sizeof(*resp))) {
850 printk(KERN_WARNING DRV_NAME "(%s): bad status size\n",
851 pci_name(hba->pdev));
852 } else {
853 size -= sizeof(*resp) - STATUS_VAR_LEN; /* copy size */
854 if (size)
855 stex_copy_data(ccb, resp, size);
856 }
857
dd48ebf7 858 ccb->req = NULL;
5a25ba16
JG		 859 ccb->srb_status = resp->srb_status;
860 ccb->scsi_status = resp->scsi_status;
861
cf355883 862 if (likely(ccb->cmd != NULL)) {
fb4f66be 863 if (hba->cardtype == st_yosemite)
f1498161 864 stex_check_cmd(hba, ccb, resp);
fb4f66be 865
cf355883
EL		 866 if (unlikely(ccb->cmd->cmnd[0] == PASSTHRU_CMD &&
867 ccb->cmd->cmnd[1] == PASSTHRU_GET_ADAPTER))
868 stex_controller_info(hba, ccb);
fb4f66be 869
d5587d5d 870 scsi_dma_unmap(ccb->cmd);
cf355883 871 stex_scsi_done(ccb);
f1498161 872 } else
5a25ba16 873 ccb->req_type = 0;
5a25ba16
JG		 874 }
875
876update_status:
877 writel(hba->status_head, base + IMR1);
878 readl(base + IMR1); /* flush */
879}
880
7d12e780 881static irqreturn_t stex_intr(int irq, void *__hba)
5a25ba16
JG		 882{
883 struct st_hba *hba = __hba;
884 void __iomem *base = hba->mmio_base;
885 u32 data;
886 unsigned long flags;
5a25ba16
JG		 887
888 spin_lock_irqsave(hba->host->host_lock, flags);
889
890 data = readl(base + ODBL);
891
892 if (data && data != 0xffffffff) {
893 /* clear the interrupt */
894 writel(data, base + ODBL);
895 readl(base + ODBL); /* flush */
896 stex_mu_intr(hba, data);
9eb46d2a
EL		 897 spin_unlock_irqrestore(hba->host->host_lock, flags);
898 if (unlikely(data & MU_OUTBOUND_DOORBELL_REQUEST_RESET &&
899 hba->cardtype == st_shasta))
900 queue_work(hba->work_q, &hba->reset_work);
901 return IRQ_HANDLED;
5a25ba16
JG		 902 }
903
904 spin_unlock_irqrestore(hba->host->host_lock, flags);
905
9eb46d2a 906 return IRQ_NONE;
5a25ba16
JG		 907}
908
0f3f6ee6
EL		 909static void stex_ss_mu_intr(struct st_hba *hba)
910{
911 struct status_msg *resp;
912 struct st_ccb *ccb;
913 __le32 *scratch;
914 unsigned int size;
915 int count = 0;
916 u32 value;
917 u16 tag;
918
919 if (unlikely(hba->out_req_cnt <= 0 ||
920 hba->mu_status == MU_STATE_RESETTING))
921 return;
922
923 while (count < hba->sts_count) {
924 scratch = hba->scratch + hba->status_tail;
925 value = le32_to_cpu(*scratch);
926 if (unlikely(!(value & SS_STS_NORMAL)))
927 return;
928
929 resp = hba->status_buffer + hba->status_tail;
930 *scratch = 0;
931 ++count;
932 ++hba->status_tail;
933 hba->status_tail %= hba->sts_count+1;
934
935 tag = (u16)value;
936 if (unlikely(tag >= hba->host->can_queue)) {
937 printk(KERN_WARNING DRV_NAME
69cb4875 938 "(%s): invalid tag\n", pci_name(hba->pdev));
0f3f6ee6
EL		 939 continue;
940 }
941
942 hba->out_req_cnt--;
943 ccb = &hba->ccb[tag];
944 if (unlikely(hba->wait_ccb == ccb))
945 hba->wait_ccb = NULL;
946 if (unlikely(ccb->req == NULL)) {
947 printk(KERN_WARNING DRV_NAME
948 "(%s): lagging req\n", pci_name(hba->pdev));
949 continue;
950 }
951
952 ccb->req = NULL;
953 if (likely(value & SS_STS_DONE)) { /* normal case */
954 ccb->srb_status = SRB_STATUS_SUCCESS;
955 ccb->scsi_status = SAM_STAT_GOOD;
956 } else {
957 ccb->srb_status = resp->srb_status;
958 ccb->scsi_status = resp->scsi_status;
959 size = resp->payload_sz * sizeof(u32);
960 if (unlikely(size < sizeof(*resp) - STATUS_VAR_LEN ||
961 size > sizeof(*resp))) {
962 printk(KERN_WARNING DRV_NAME
963 "(%s): bad status size\n",
964 pci_name(hba->pdev));
965 } else {
966 size -= sizeof(*resp) - STATUS_VAR_LEN;
967 if (size)
968 stex_copy_data(ccb, resp, size);
969 }
970 if (likely(ccb->cmd != NULL))
971 stex_check_cmd(hba, ccb, resp);
972 }
973
974 if (likely(ccb->cmd != NULL)) {
975 scsi_dma_unmap(ccb->cmd);
976 stex_scsi_done(ccb);
977 } else
978 ccb->req_type = 0;
979 }
980}
981
982static irqreturn_t stex_ss_intr(int irq, void *__hba)
983{
984 struct st_hba *hba = __hba;
985 void __iomem *base = hba->mmio_base;
986 u32 data;
987 unsigned long flags;
0f3f6ee6
EL		 988
989 spin_lock_irqsave(hba->host->host_lock, flags);
990
d6570227
C		 991 if (hba->cardtype == st_yel) {
992 data = readl(base + YI2H_INT);
993 if (data && data != 0xffffffff) {
994 /* clear the interrupt */
995 writel(data, base + YI2H_INT_C);
996 stex_ss_mu_intr(hba);
997 spin_unlock_irqrestore(hba->host->host_lock, flags);
998 if (unlikely(data & SS_I2H_REQUEST_RESET))
999 queue_work(hba->work_q, &hba->reset_work);
1000 return IRQ_HANDLED;
1001 }
1002 } else {
1003 data = readl(base + PSCRATCH4);
1004 if (data != 0xffffffff) {
1005 if (data != 0) {
1006 /* clear the interrupt */
1007 writel(data, base + PSCRATCH1);
1008 writel((1 << 22), base + YH2I_INT);
1009 }
1010 stex_ss_mu_intr(hba);
1011 spin_unlock_irqrestore(hba->host->host_lock, flags);
1012 if (unlikely(data & SS_I2H_REQUEST_RESET))
1013 queue_work(hba->work_q, &hba->reset_work);
1014 return IRQ_HANDLED;
1015 }
0f3f6ee6
EL		 1016 }
1017
1018 spin_unlock_irqrestore(hba->host->host_lock, flags);
1019
9eb46d2a 1020 return IRQ_NONE;
0f3f6ee6
EL		 1021}
1022
1023static int stex_common_handshake(struct st_hba *hba)
5a25ba16
JG		 1024{
1025 void __iomem *base = hba->mmio_base;
1026 struct handshake_frame *h;
1027 dma_addr_t status_phys;
529e7a62 1028 u32 data;
76fbf96f 1029 unsigned long before;
5a25ba16
JG		 1030
1031 if (readl(base + OMR0) != MU_HANDSHAKE_SIGNATURE) {
1032 writel(MU_INBOUND_DOORBELL_HANDSHAKE, base + IDBL);
1033 readl(base + IDBL);
76fbf96f
EL		 1034 before = jiffies;
1035 while (readl(base + OMR0) != MU_HANDSHAKE_SIGNATURE) {
1036 if (time_after(jiffies, before + MU_MAX_DELAY * HZ)) {
1037 printk(KERN_ERR DRV_NAME
1038 "(%s): no handshake signature\n",
1039 pci_name(hba->pdev));
1040 return -1;
1041 }
5a25ba16
JG		 1042 rmb();
1043 msleep(1);
1044 }
5a25ba16
JG		 1045 }
1046
1047 udelay(10);
1048
529e7a62
EL		 1049 data = readl(base + OMR1);
1050 if ((data & 0xffff0000) == MU_HANDSHAKE_SIGNATURE_HALF) {
1051 data &= 0x0000ffff;
f1498161 1052 if (hba->host->can_queue > data) {
529e7a62 1053 hba->host->can_queue = data;
f1498161
EL		 1054 hba->host->cmd_per_lun = data;
1055 }
529e7a62
EL		 1056 }
1057
f1498161
EL		 1058 h = (struct handshake_frame *)hba->status_buffer;
1059 h->rb_phy = cpu_to_le64(hba->dma_handle);
591a3a5f
EL		 1060 h->req_sz = cpu_to_le16(hba->rq_size);
1061 h->req_cnt = cpu_to_le16(hba->rq_count+1);
5a25ba16 1062 h->status_sz = cpu_to_le16(sizeof(struct status_msg));
591a3a5f 1063 h->status_cnt = cpu_to_le16(hba->sts_count+1);
0da39687 1064 h->hosttime = cpu_to_le64(ktime_get_real_seconds());
5a25ba16 1065 h->partner_type = HMU_PARTNER_TYPE;
591a3a5f
EL		 1066 if (hba->extra_offset) {
1067 h->extra_offset = cpu_to_le32(hba->extra_offset);
cbacfb5f 1068 h->extra_size = cpu_to_le32(hba->dma_size - hba->extra_offset);
94e9108b
EL		 1069 } else
1070 h->extra_offset = h->extra_size = 0;
5a25ba16 1071
591a3a5f 1072 status_phys = hba->dma_handle + (hba->rq_count+1) * hba->rq_size;
5a25ba16
JG		 1073 writel(status_phys, base + IMR0);
1074 readl(base + IMR0);
1075 writel((status_phys >> 16) >> 16, base + IMR1);
1076 readl(base + IMR1);
1077
1078 writel((status_phys >> 16) >> 16, base + OMR0); /* old fw compatible */
1079 readl(base + OMR0);
1080 writel(MU_INBOUND_DOORBELL_HANDSHAKE, base + IDBL);
1081 readl(base + IDBL); /* flush */
1082
1083 udelay(10);
76fbf96f
EL		 1084 before = jiffies;
1085 while (readl(base + OMR0) != MU_HANDSHAKE_SIGNATURE) {
1086 if (time_after(jiffies, before + MU_MAX_DELAY * HZ)) {
1087 printk(KERN_ERR DRV_NAME
1088 "(%s): no signature after handshake frame\n",
1089 pci_name(hba->pdev));
1090 return -1;
1091 }
5a25ba16
JG		 1092 rmb();
1093 msleep(1);
1094 }
1095
5a25ba16
JG		 1096 writel(0, base + IMR0);
1097 readl(base + IMR0);
1098 writel(0, base + OMR0);
1099 readl(base + OMR0);
1100 writel(0, base + IMR1);
1101 readl(base + IMR1);
1102 writel(0, base + OMR1);
1103 readl(base + OMR1); /* flush */
5a25ba16
JG		 1104 return 0;
1105}
1106
0f3f6ee6
EL		 1107static int stex_ss_handshake(struct st_hba *hba)
1108{
1109 void __iomem *base = hba->mmio_base;
1110 struct st_msg_header *msg_h;
1111 struct handshake_frame *h;
69cb4875 1112 __le32 *scratch;
d6570227 1113 u32 data, scratch_size, mailboxdata, operationaldata;
0f3f6ee6
EL		 1114 unsigned long before;
1115 int ret = 0;
1116
69cb4875 1117 before = jiffies;
d6570227
C		 1118
1119 if (hba->cardtype == st_yel) {
1120 operationaldata = readl(base + YIOA_STATUS);
1121 while (operationaldata != SS_MU_OPERATIONAL) {
1122 if (time_after(jiffies, before + MU_MAX_DELAY * HZ)) {
1123 printk(KERN_ERR DRV_NAME
1124 "(%s): firmware not operational\n",
1125 pci_name(hba->pdev));
1126 return -1;
1127 }
1128 msleep(1);
1129 operationaldata = readl(base + YIOA_STATUS);
1130 }
1131 } else {
1132 operationaldata = readl(base + PSCRATCH3);
1133 while (operationaldata != SS_MU_OPERATIONAL) {
1134 if (time_after(jiffies, before + MU_MAX_DELAY * HZ)) {
1135 printk(KERN_ERR DRV_NAME
1136 "(%s): firmware not operational\n",
1137 pci_name(hba->pdev));
1138 return -1;
1139 }
1140 msleep(1);
1141 operationaldata = readl(base + PSCRATCH3);
69cb4875 1142 }
69cb4875
EL		 1143 }
1144
1145 msg_h = (struct st_msg_header *)hba->dma_mem;
0f3f6ee6
EL		 1146 msg_h->handle = cpu_to_le64(hba->dma_handle);
1147 msg_h->flag = SS_HEAD_HANDSHAKE;
1148
69cb4875 1149 h = (struct handshake_frame *)(msg_h + 1);
0f3f6ee6
EL		 1150 h->rb_phy = cpu_to_le64(hba->dma_handle);
1151 h->req_sz = cpu_to_le16(hba->rq_size);
1152 h->req_cnt = cpu_to_le16(hba->rq_count+1);
1153 h->status_sz = cpu_to_le16(sizeof(struct status_msg));
1154 h->status_cnt = cpu_to_le16(hba->sts_count+1);
0da39687 1155 h->hosttime = cpu_to_le64(ktime_get_real_seconds());
0f3f6ee6
EL		 1156 h->partner_type = HMU_PARTNER_TYPE;
1157 h->extra_offset = h->extra_size = 0;
9eb46d2a
EL		 1158 scratch_size = (hba->sts_count+1)*sizeof(u32);
1159 h->scratch_size = cpu_to_le32(scratch_size);
0f3f6ee6 1160
d6570227
C		 1161 if (hba->cardtype == st_yel) {
1162 data = readl(base + YINT_EN);
1163 data &= ~4;
1164 writel(data, base + YINT_EN);
1165 writel((hba->dma_handle >> 16) >> 16, base + YH2I_REQ_HI);
1166 readl(base + YH2I_REQ_HI);
1167 writel(hba->dma_handle, base + YH2I_REQ);
1168 readl(base + YH2I_REQ); /* flush */
1169 } else {
1170 data = readl(base + YINT_EN);
1171 data &= ~(1 << 0);
1172 data &= ~(1 << 2);
1173 writel(data, base + YINT_EN);
1174 if (hba->msi_lock == 0) {
1175 /* P3 MSI Register cannot access twice */
1176 writel((1 << 6), base + YH2I_INT);
1177 hba->msi_lock = 1;
1178 }
1179 writel((hba->dma_handle >> 16) >> 16, base + YH2I_REQ_HI);
1180 writel(hba->dma_handle, base + YH2I_REQ);
1181 }
0f3f6ee6 1182
0f3f6ee6 1183 before = jiffies;
d6570227
C		 1184 scratch = hba->scratch;
1185 if (hba->cardtype == st_yel) {
1186 while (!(le32_to_cpu(*scratch) & SS_STS_HANDSHAKE)) {
1187 if (time_after(jiffies, before + MU_MAX_DELAY * HZ)) {
1188 printk(KERN_ERR DRV_NAME
1189 "(%s): no signature after handshake frame\n",
1190 pci_name(hba->pdev));
1191 ret = -1;
1192 break;
1193 }
1194 rmb();
1195 msleep(1);
1196 }
1197 } else {
1198 mailboxdata = readl(base + MAILBOX_BASE + MAILBOX_HNDSHK_STS);
1199 while (mailboxdata != SS_STS_HANDSHAKE) {
1200 if (time_after(jiffies, before + MU_MAX_DELAY * HZ)) {
1201 printk(KERN_ERR DRV_NAME
1202 "(%s): no signature after handshake frame\n",
1203 pci_name(hba->pdev));
1204 ret = -1;
1205 break;
1206 }
1207 rmb();
1208 msleep(1);
1209 mailboxdata = readl(base + MAILBOX_BASE + MAILBOX_HNDSHK_STS);
0f3f6ee6 1210 }
0f3f6ee6 1211 }
9eb46d2a 1212 memset(scratch, 0, scratch_size);
0f3f6ee6 1213 msg_h->flag = 0;
d6570227 1214
0f3f6ee6
EL		 1215 return ret;
1216}
1217
1218static int stex_handshake(struct st_hba *hba)
1219{
1220 int err;
1221 unsigned long flags;
9eb46d2a 1222 unsigned int mu_status;
0f3f6ee6 1223
d6570227
C		 1224 if (hba->cardtype == st_yel || hba->cardtype == st_P3)
1225 err = stex_ss_handshake(hba);
1226 else
1227 err = stex_common_handshake(hba);
9eb46d2a
EL		 1228 spin_lock_irqsave(hba->host->host_lock, flags);
1229 mu_status = hba->mu_status;
0f3f6ee6 1230 if (err == 0) {
0f3f6ee6
EL		 1231 hba->req_head = 0;
1232 hba->req_tail = 0;
1233 hba->status_head = 0;
1234 hba->status_tail = 0;
1235 hba->out_req_cnt = 0;
1236 hba->mu_status = MU_STATE_STARTED;
9eb46d2a
EL		 1237 } else
1238 hba->mu_status = MU_STATE_FAILED;
1239 if (mu_status == MU_STATE_RESETTING)
1240 wake_up_all(&hba->reset_waitq);
1241 spin_unlock_irqrestore(hba->host->host_lock, flags);
0f3f6ee6
EL		 1242 return err;
1243}
1244
5a25ba16
JG		 1245static int stex_abort(struct scsi_cmnd *cmd)
1246{
1247 struct Scsi_Host *host = cmd->device->host;
1248 struct st_hba *hba = (struct st_hba *)host->hostdata;
cf355883 1249 u16 tag = cmd->request->tag;
5a25ba16
JG		 1250 void __iomem *base;
1251 u32 data;
1252 int result = SUCCESS;
1253 unsigned long flags;
c25da0af 1254
1fa6b5fb 1255 scmd_printk(KERN_INFO, cmd, "aborting command\n");
c25da0af 1256
5a25ba16
JG		 1257 base = hba->mmio_base;
1258 spin_lock_irqsave(host->host_lock, flags);
9eb46d2a
EL		 1259 if (tag < host->can_queue &&
1260 hba->ccb[tag].req && hba->ccb[tag].cmd == cmd)
cf355883 1261 hba->wait_ccb = &hba->ccb[tag];
9eb46d2a
EL		 1262 else
1263 goto out;
5a25ba16 1264
0f3f6ee6
EL		 1265 if (hba->cardtype == st_yel) {
1266 data = readl(base + YI2H_INT);
1267 if (data == 0 || data == 0xffffffff)
1268 goto fail_out;
5a25ba16 1269
0f3f6ee6
EL		 1270 writel(data, base + YI2H_INT_C);
1271 stex_ss_mu_intr(hba);
d6570227
C		 1272 } else if (hba->cardtype == st_P3) {
1273 data = readl(base + PSCRATCH4);
1274 if (data == 0xffffffff)
1275 goto fail_out;
1276 if (data != 0) {
1277 writel(data, base + PSCRATCH1);
1278 writel((1 << 22), base + YH2I_INT);
1279 }
1280 stex_ss_mu_intr(hba);
0f3f6ee6
EL		 1281 } else {
1282 data = readl(base + ODBL);
1283 if (data == 0 || data == 0xffffffff)
1284 goto fail_out;
5a25ba16 1285
0f3f6ee6
EL		 1286 writel(data, base + ODBL);
1287 readl(base + ODBL); /* flush */
0f3f6ee6
EL		 1288 stex_mu_intr(hba, data);
1289 }
5a25ba16
JG		 1290 if (hba->wait_ccb == NULL) {
1291 printk(KERN_WARNING DRV_NAME
1292 "(%s): lost interrupt\n", pci_name(hba->pdev));
1293 goto out;
1294 }
1295
1296fail_out:
d5587d5d 1297 scsi_dma_unmap(cmd);
5a25ba16
JG		 1298 hba->wait_ccb->req = NULL; /* nullify the req's future return */
1299 hba->wait_ccb = NULL;
1300 result = FAILED;
1301out:
1302 spin_unlock_irqrestore(host->host_lock, flags);
1303 return result;
1304}
1305
1306static void stex_hard_reset(struct st_hba *hba)
1307{
1308 struct pci_bus *bus;
1309 int i;
1310 u16 pci_cmd;
1311 u8 pci_bctl;
1312
1313 for (i = 0; i < 16; i++)
1314 pci_read_config_dword(hba->pdev, i * 4,
1315 &hba->pdev->saved_config_space[i]);
1316
1317 /* Reset secondary bus. Our controller(MU/ATU) is the only device on
1318 secondary bus. Consult Intel 80331/3 developer's manual for detail */
1319 bus = hba->pdev->bus;
1320 pci_read_config_byte(bus->self, PCI_BRIDGE_CONTROL, &pci_bctl);
1321 pci_bctl |= PCI_BRIDGE_CTL_BUS_RESET;
1322 pci_write_config_byte(bus->self, PCI_BRIDGE_CONTROL, pci_bctl);
69f4a513
EL		 1323
1324 /*
1325 * 1 ms may be enough for 8-port controllers. But 16-port controllers
1326 * require more time to finish bus reset. Use 100 ms here for safety
1327 */
1328 msleep(100);
5a25ba16
JG		 1329 pci_bctl &= ~PCI_BRIDGE_CTL_BUS_RESET;
1330 pci_write_config_byte(bus->self, PCI_BRIDGE_CONTROL, pci_bctl);
1331
76fbf96f 1332 for (i = 0; i < MU_HARD_RESET_WAIT; i++) {
5a25ba16 1333 pci_read_config_word(hba->pdev, PCI_COMMAND, &pci_cmd);
47c4f997 1334 if (pci_cmd != 0xffff && (pci_cmd & PCI_COMMAND_MASTER))
5a25ba16
JG		 1335 break;
1336 msleep(1);
1337 }
1338
1339 ssleep(5);
1340 for (i = 0; i < 16; i++)
1341 pci_write_config_dword(hba->pdev, i * 4,
1342 hba->pdev->saved_config_space[i]);
1343}
1344
9eb46d2a
EL		 1345static int stex_yos_reset(struct st_hba *hba)
1346{
1347 void __iomem *base;
1348 unsigned long flags, before;
1349 int ret = 0;
1350
1351 base = hba->mmio_base;
1352 writel(MU_INBOUND_DOORBELL_RESET, base + IDBL);
1353 readl(base + IDBL); /* flush */
1354 before = jiffies;
1355 while (hba->out_req_cnt > 0) {
1356 if (time_after(jiffies, before + ST_INTERNAL_TIMEOUT * HZ)) {
1357 printk(KERN_WARNING DRV_NAME
1358 "(%s): reset timeout\n", pci_name(hba->pdev));
1359 ret = -1;
1360 break;
1361 }
1362 msleep(1);
1363 }
1364
1365 spin_lock_irqsave(hba->host->host_lock, flags);
1366 if (ret == -1)
1367 hba->mu_status = MU_STATE_FAILED;
1368 else
1369 hba->mu_status = MU_STATE_STARTED;
1370 wake_up_all(&hba->reset_waitq);
1371 spin_unlock_irqrestore(hba->host->host_lock, flags);
1372
1373 return ret;
1374}
1375
69cb4875
EL		 1376static void stex_ss_reset(struct st_hba *hba)
1377{
1378 writel(SS_H2I_INT_RESET, hba->mmio_base + YH2I_INT);
1379 readl(hba->mmio_base + YH2I_INT);
1380 ssleep(5);
1381}
1382
d6570227
C		 1383static void stex_p3_reset(struct st_hba *hba)
1384{
1385 writel(SS_H2I_INT_RESET, hba->mmio_base + YH2I_INT);
1386 ssleep(5);
1387}
1388
9eb46d2a 1389static int stex_do_reset(struct st_hba *hba)
5a25ba16 1390{
9eb46d2a
EL		 1391 unsigned long flags;
1392 unsigned int mu_status = MU_STATE_RESETTING;
7cfe99a5 1393
9eb46d2a
EL		 1394 spin_lock_irqsave(hba->host->host_lock, flags);
1395 if (hba->mu_status == MU_STATE_STARTING) {
1396 spin_unlock_irqrestore(hba->host->host_lock, flags);
1397 printk(KERN_INFO DRV_NAME "(%s): request reset during init\n",
1398 pci_name(hba->pdev));
1399 return 0;
1400 }
1401 while (hba->mu_status == MU_STATE_RESETTING) {
1402 spin_unlock_irqrestore(hba->host->host_lock, flags);
1403 wait_event_timeout(hba->reset_waitq,
1404 hba->mu_status != MU_STATE_RESETTING,
1405 MU_MAX_DELAY * HZ);
1406 spin_lock_irqsave(hba->host->host_lock, flags);
1407 mu_status = hba->mu_status;
1408 }
5a25ba16 1409
9eb46d2a
EL		 1410 if (mu_status != MU_STATE_RESETTING) {
1411 spin_unlock_irqrestore(hba->host->host_lock, flags);
1412 return (mu_status == MU_STATE_STARTED) ? 0 : -1;
1413 }
c25da0af 1414
5a25ba16 1415 hba->mu_status = MU_STATE_RESETTING;
9eb46d2a
EL		 1416 spin_unlock_irqrestore(hba->host->host_lock, flags);
1417
1418 if (hba->cardtype == st_yosemite)
1419 return stex_yos_reset(hba);
5a25ba16
JG		 1420
1421 if (hba->cardtype == st_shasta)
1422 stex_hard_reset(hba);
69cb4875
EL		 1423 else if (hba->cardtype == st_yel)
1424 stex_ss_reset(hba);
d6570227
C		 1425 else if (hba->cardtype == st_P3)
1426 stex_p3_reset(hba);
45b42adb
C		 1427
1428 return_abnormal_state(hba, DID_RESET);
5a25ba16 1429
9eb46d2a
EL		 1430 if (stex_handshake(hba) == 0)
1431 return 0;
fb4f66be 1432
9eb46d2a
EL		 1433 printk(KERN_WARNING DRV_NAME "(%s): resetting: handshake failed\n",
1434 pci_name(hba->pdev));
1435 return -1;
1436}
1437
1438static int stex_reset(struct scsi_cmnd *cmd)
1439{
1440 struct st_hba *hba;
1441
1442 hba = (struct st_hba *) &cmd->device->host->hostdata[0];
1443
1fa6b5fb
HR		 1444 shost_printk(KERN_INFO, cmd->device->host,
1445 "resetting host\n");
9eb46d2a
EL		 1446
1447 return stex_do_reset(hba) ? FAILED : SUCCESS;
1448}
1449
1450static void stex_reset_work(struct work_struct *work)
1451{
1452 struct st_hba *hba = container_of(work, struct st_hba, reset_work);
1453
1454 stex_do_reset(hba);
5a25ba16
JG		 1455}
1456
1457static int stex_biosparam(struct scsi_device *sdev,
1458 struct block_device *bdev, sector_t capacity, int geom[])
1459{
b4b8bed1 1460 int heads = 255, sectors = 63;
5a25ba16
JG		 1461
1462 if (capacity < 0x200000) {
1463 heads = 64;
1464 sectors = 32;
1465 }
1466
b4b8bed1 1467 sector_div(capacity, heads * sectors);
5a25ba16
JG		 1468
1469 geom[0] = heads;
1470 geom[1] = sectors;
b4b8bed1 1471 geom[2] = capacity;
5a25ba16
JG		 1472
1473 return 0;
1474}
1475
1476static struct scsi_host_template driver_template = {
1477 .module = THIS_MODULE,
1478 .name = DRV_NAME,
1479 .proc_name = DRV_NAME,
1480 .bios_param = stex_biosparam,
1481 .queuecommand = stex_queuecommand,
1482 .slave_configure = stex_slave_config,
5a25ba16
JG		 1483 .eh_abort_handler = stex_abort,
1484 .eh_host_reset_handler = stex_reset,
5a25ba16 1485 .this_id = -1,
4af14d11 1486 .dma_boundary = PAGE_SIZE - 1,
591a3a5f
EL		 1487};
1488
1489static struct pci_device_id stex_pci_tbl[] = {
1490 /* st_shasta */
1491 { 0x105a, 0x8350, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1492 st_shasta }, /* SuperTrak EX8350/8300/16350/16300 */
1493 { 0x105a, 0xc350, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1494 st_shasta }, /* SuperTrak EX12350 */
1495 { 0x105a, 0x4302, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1496 st_shasta }, /* SuperTrak EX4350 */
1497 { 0x105a, 0xe350, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1498 st_shasta }, /* SuperTrak EX24350 */
1499
1500 /* st_vsc */
1501 { 0x105a, 0x7250, PCI_ANY_ID, PCI_ANY_ID, 0, 0, st_vsc },
1502
1503 /* st_yosemite */
0f3f6ee6 1504 { 0x105a, 0x8650, 0x105a, PCI_ANY_ID, 0, 0, st_yosemite },
591a3a5f
EL		 1505
1506 /* st_seq */
1507 { 0x105a, 0x3360, PCI_ANY_ID, PCI_ANY_ID, 0, 0, st_seq },
0f3f6ee6
EL		 1508
1509 /* st_yel */
1510 { 0x105a, 0x8650, 0x1033, PCI_ANY_ID, 0, 0, st_yel },
1511 { 0x105a, 0x8760, PCI_ANY_ID, PCI_ANY_ID, 0, 0, st_yel },
d6570227
C		 1512
1513 /* st_P3, pluto */
1514 { PCI_VENDOR_ID_PROMISE, 0x8870, PCI_VENDOR_ID_PROMISE,
1515 0x8870, 0, 0, st_P3 },
1516 /* st_P3, p3 */
1517 { PCI_VENDOR_ID_PROMISE, 0x8870, PCI_VENDOR_ID_PROMISE,
1518 0x4300, 0, 0, st_P3 },
1519
1520 /* st_P3, SymplyStor4E */
1521 { PCI_VENDOR_ID_PROMISE, 0x8871, PCI_VENDOR_ID_PROMISE,
1522 0x4311, 0, 0, st_P3 },
1523 /* st_P3, SymplyStor8E */
1524 { PCI_VENDOR_ID_PROMISE, 0x8871, PCI_VENDOR_ID_PROMISE,
1525 0x4312, 0, 0, st_P3 },
1526 /* st_P3, SymplyStor4 */
1527 { PCI_VENDOR_ID_PROMISE, 0x8871, PCI_VENDOR_ID_PROMISE,
1528 0x4321, 0, 0, st_P3 },
1529 /* st_P3, SymplyStor8 */
1530 { PCI_VENDOR_ID_PROMISE, 0x8871, PCI_VENDOR_ID_PROMISE,
1531 0x4322, 0, 0, st_P3 },
591a3a5f
EL		 1532 { } /* terminate list */
1533};
1534
1535static struct st_card_info stex_card_info[] = {
1536 /* st_shasta */
1537 {
1538 .max_id = 17,
1539 .max_lun = 8,
1540 .max_channel = 0,
1541 .rq_count = 32,
1542 .rq_size = 1048,
1543 .sts_count = 32,
0f3f6ee6
EL		 1544 .alloc_rq = stex_alloc_req,
1545 .map_sg = stex_map_sg,
1546 .send = stex_send_cmd,
591a3a5f
EL		 1547 },
1548
1549 /* st_vsc */
1550 {
1551 .max_id = 129,
1552 .max_lun = 1,
1553 .max_channel = 0,
1554 .rq_count = 32,
1555 .rq_size = 1048,
1556 .sts_count = 32,
0f3f6ee6
EL		 1557 .alloc_rq = stex_alloc_req,
1558 .map_sg = stex_map_sg,
1559 .send = stex_send_cmd,
591a3a5f
EL		 1560 },
1561
1562 /* st_yosemite */
1563 {
1564 .max_id = 2,
1565 .max_lun = 256,
1566 .max_channel = 0,
1567 .rq_count = 256,
1568 .rq_size = 1048,
1569 .sts_count = 256,
0f3f6ee6
EL		 1570 .alloc_rq = stex_alloc_req,
1571 .map_sg = stex_map_sg,
1572 .send = stex_send_cmd,
591a3a5f
EL		 1573 },
1574
1575 /* st_seq */
1576 {
1577 .max_id = 129,
1578 .max_lun = 1,
1579 .max_channel = 0,
1580 .rq_count = 32,
1581 .rq_size = 1048,
1582 .sts_count = 32,
0f3f6ee6
EL		 1583 .alloc_rq = stex_alloc_req,
1584 .map_sg = stex_map_sg,
1585 .send = stex_send_cmd,
1586 },
1587
1588 /* st_yel */
1589 {
1590 .max_id = 129,
1591 .max_lun = 256,
1592 .max_channel = 3,
1593 .rq_count = 801,
1594 .rq_size = 512,
1595 .sts_count = 801,
1596 .alloc_rq = stex_ss_alloc_req,
1597 .map_sg = stex_ss_map_sg,
1598 .send = stex_ss_send_cmd,
591a3a5f 1599 },
d6570227
C		 1600
1601 /* st_P3 */
1602 {
1603 .max_id = 129,
1604 .max_lun = 256,
1605 .max_channel = 0,
1606 .rq_count = 801,
1607 .rq_size = 512,
1608 .sts_count = 801,
1609 .alloc_rq = stex_ss_alloc_req,
1610 .map_sg = stex_ss_map_sg,
1611 .send = stex_ss_send_cmd,
1612 },
5a25ba16
JG		 1613};
1614
99946f81
EL		 1615static int stex_request_irq(struct st_hba *hba)
1616{
1617 struct pci_dev *pdev = hba->pdev;
1618 int status;
1619
d6570227 1620 if (msi || hba->cardtype == st_P3) {
99946f81
EL		 1621 status = pci_enable_msi(pdev);
1622 if (status != 0)
1623 printk(KERN_ERR DRV_NAME
1624 "(%s): error %d setting up MSI\n",
1625 pci_name(pdev), status);
1626 else
1627 hba->msi_enabled = 1;
1628 } else
1629 hba->msi_enabled = 0;
1630
d6570227
C		 1631 status = request_irq(pdev->irq,
1632 (hba->cardtype == st_yel || hba->cardtype == st_P3) ?
0f3f6ee6 1633 stex_ss_intr : stex_intr, IRQF_SHARED, DRV_NAME, hba);
99946f81
EL		 1634
1635 if (status != 0) {
1636 if (hba->msi_enabled)
1637 pci_disable_msi(pdev);
1638 }
1639 return status;
1640}
1641
1642static void stex_free_irq(struct st_hba *hba)
1643{
1644 struct pci_dev *pdev = hba->pdev;
1645
1646 free_irq(pdev->irq, hba);
1647 if (hba->msi_enabled)
1648 pci_disable_msi(pdev);
1649}
1650
6f039790 1651static int stex_probe(struct pci_dev *pdev, const struct pci_device_id *id)
5a25ba16
JG		 1652{
1653 struct st_hba *hba;
1654 struct Scsi_Host *host;
591a3a5f 1655 const struct st_card_info *ci = NULL;
0f3f6ee6 1656 u32 sts_offset, cp_offset, scratch_offset;
5a25ba16
JG		 1657 int err;
1658
1659 err = pci_enable_device(pdev);
1660 if (err)
1661 return err;
1662
1663 pci_set_master(pdev);
1664
61b745fa
C		 1665 S6flag = 0;
1666 register_reboot_notifier(&stex_notifier);
1667
5a25ba16
JG		 1668 host = scsi_host_alloc(&driver_template, sizeof(struct st_hba));
1669
1670 if (!host) {
1671 printk(KERN_ERR DRV_NAME "(%s): scsi_host_alloc failed\n",
1672 pci_name(pdev));
1673 err = -ENOMEM;
1674 goto out_disable;
1675 }
1676
1677 hba = (struct st_hba *)host->hostdata;
1678 memset(hba, 0, sizeof(struct st_hba));
1679
1680 err = pci_request_regions(pdev, DRV_NAME);
1681 if (err < 0) {
1682 printk(KERN_ERR DRV_NAME "(%s): request regions failed\n",
1683 pci_name(pdev));
1684 goto out_scsi_host_put;
1685 }
1686
25729a7f 1687 hba->mmio_base = pci_ioremap_bar(pdev, 0);
5a25ba16
JG		 1688 if ( !hba->mmio_base) {
1689 printk(KERN_ERR DRV_NAME "(%s): memory map failed\n",
1690 pci_name(pdev));
1691 err = -ENOMEM;
1692 goto out_release_regions;
1693 }
1694
b5a4ad1d
CH		 1695 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
1696 if (err)
1697 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
5a25ba16
JG		 1698 if (err) {
1699 printk(KERN_ERR DRV_NAME "(%s): set dma mask failed\n",
1700 pci_name(pdev));
1701 goto out_iounmap;
1702 }
1703
94e9108b 1704 hba->cardtype = (unsigned int) id->driver_data;
591a3a5f 1705 ci = &stex_card_info[hba->cardtype];
1ec364e6
C		 1706 switch (id->subdevice) {
1707 case 0x4221:
1708 case 0x4222:
1709 case 0x4223:
1710 case 0x4224:
1711 case 0x4225:
1712 case 0x4226:
1713 case 0x4227:
1714 case 0x4261:
1715 case 0x4262:
1716 case 0x4263:
1717 case 0x4264:
1718 case 0x4265:
1719 break;
1720 default:
d6570227 1721 if (hba->cardtype == st_yel || hba->cardtype == st_P3)
1ec364e6
C		 1722 hba->supports_pm = 1;
1723 }
1724
0f3f6ee6 1725 sts_offset = scratch_offset = (ci->rq_count+1) * ci->rq_size;
d6570227 1726 if (hba->cardtype == st_yel || hba->cardtype == st_P3)
0f3f6ee6 1727 sts_offset += (ci->sts_count+1) * sizeof(u32);
591a3a5f
EL		 1728 cp_offset = sts_offset + (ci->sts_count+1) * sizeof(struct status_msg);
1729 hba->dma_size = cp_offset + sizeof(struct st_frame);
1730 if (hba->cardtype == st_seq ||
1731 (hba->cardtype == st_vsc && (pdev->subsystem_device & 1))) {
1732 hba->extra_offset = hba->dma_size;
1733 hba->dma_size += ST_ADDITIONAL_MEM;
1734 }
5a25ba16 1735 hba->dma_mem = dma_alloc_coherent(&pdev->dev,
94e9108b 1736 hba->dma_size, &hba->dma_handle, GFP_KERNEL);
5a25ba16 1737 if (!hba->dma_mem) {
cbacfb5f
EL		 1738 /* Retry minimum coherent mapping for st_seq and st_vsc */
1739 if (hba->cardtype == st_seq ||
1740 (hba->cardtype == st_vsc && (pdev->subsystem_device & 1))) {
1741 printk(KERN_WARNING DRV_NAME
1742 "(%s): allocating min buffer for controller\n",
1743 pci_name(pdev));
1744 hba->dma_size = hba->extra_offset
1745 + ST_ADDITIONAL_MEM_MIN;
1746 hba->dma_mem = dma_alloc_coherent(&pdev->dev,
1747 hba->dma_size, &hba->dma_handle, GFP_KERNEL);
1748 }
1749
1750 if (!hba->dma_mem) {
1751 err = -ENOMEM;
1752 printk(KERN_ERR DRV_NAME "(%s): dma mem alloc failed\n",
1753 pci_name(pdev));
1754 goto out_iounmap;
1755 }
5a25ba16
JG		 1756 }
1757
591a3a5f
EL		 1758 hba->ccb = kcalloc(ci->rq_count, sizeof(struct st_ccb), GFP_KERNEL);
1759 if (!hba->ccb) {
1760 err = -ENOMEM;
1761 printk(KERN_ERR DRV_NAME "(%s): ccb alloc failed\n",
1762 pci_name(pdev));
1763 goto out_pci_free;
1764 }
1765
d6570227 1766 if (hba->cardtype == st_yel || hba->cardtype == st_P3)
0f3f6ee6 1767 hba->scratch = (__le32 *)(hba->dma_mem + scratch_offset);
591a3a5f
EL		 1768 hba->status_buffer = (struct status_msg *)(hba->dma_mem + sts_offset);
1769 hba->copy_buffer = hba->dma_mem + cp_offset;
1770 hba->rq_count = ci->rq_count;
1771 hba->rq_size = ci->rq_size;
1772 hba->sts_count = ci->sts_count;
0f3f6ee6
EL		 1773 hba->alloc_rq = ci->alloc_rq;
1774 hba->map_sg = ci->map_sg;
1775 hba->send = ci->send;
5a25ba16 1776 hba->mu_status = MU_STATE_STARTING;
d6570227 1777 hba->msi_lock = 0;
5a25ba16 1778
d6570227 1779 if (hba->cardtype == st_yel || hba->cardtype == st_P3)
0f3f6ee6
EL		 1780 host->sg_tablesize = 38;
1781 else
1782 host->sg_tablesize = 32;
591a3a5f
EL		 1783 host->can_queue = ci->rq_count;
1784 host->cmd_per_lun = ci->rq_count;
1785 host->max_id = ci->max_id;
1786 host->max_lun = ci->max_lun;
1787 host->max_channel = ci->max_channel;
5a25ba16
JG		 1788 host->unique_id = host->host_no;
1789 host->max_cmd_len = STEX_CDB_LENGTH;
1790
1791 hba->host = host;
1792 hba->pdev = pdev;
9eb46d2a
EL		 1793 init_waitqueue_head(&hba->reset_waitq);
1794
1795 snprintf(hba->work_q_name, sizeof(hba->work_q_name),
1796 "stex_wq_%d", host->host_no);
1797 hba->work_q = create_singlethread_workqueue(hba->work_q_name);
1798 if (!hba->work_q) {
1799 printk(KERN_ERR DRV_NAME "(%s): create workqueue failed\n",
1800 pci_name(pdev));
1801 err = -ENOMEM;
1802 goto out_ccb_free;
1803 }
1804 INIT_WORK(&hba->reset_work, stex_reset_work);
5a25ba16 1805
99946f81 1806 err = stex_request_irq(hba);
5a25ba16
JG		 1807 if (err) {
1808 printk(KERN_ERR DRV_NAME "(%s): request irq failed\n",
1809 pci_name(pdev));
9eb46d2a 1810 goto out_free_wq;
5a25ba16
JG		 1811 }
1812
1813 err = stex_handshake(hba);
1814 if (err)
1815 goto out_free_irq;
1816
1817 pci_set_drvdata(pdev, hba);
1818
1819 err = scsi_add_host(host, &pdev->dev);
1820 if (err) {
1821 printk(KERN_ERR DRV_NAME "(%s): scsi_add_host failed\n",
1822 pci_name(pdev));
1823 goto out_free_irq;
1824 }
1825
1826 scsi_scan_host(host);
1827
1828 return 0;
1829
1830out_free_irq:
99946f81 1831 stex_free_irq(hba);
9eb46d2a
EL		 1832out_free_wq:
1833 destroy_workqueue(hba->work_q);
591a3a5f
EL		 1834out_ccb_free:
1835 kfree(hba->ccb);
5a25ba16 1836out_pci_free:
94e9108b 1837 dma_free_coherent(&pdev->dev, hba->dma_size,
5a25ba16
JG		 1838 hba->dma_mem, hba->dma_handle);
1839out_iounmap:
1840 iounmap(hba->mmio_base);
1841out_release_regions:
1842 pci_release_regions(pdev);
1843out_scsi_host_put:
1844 scsi_host_put(host);
1845out_disable:
1846 pci_disable_device(pdev);
1847
1848 return err;
1849}
1850
797150b9 1851static void stex_hba_stop(struct st_hba *hba, int st_sleep_mic)
5a25ba16
JG		 1852{
1853 struct req_msg *req;
0f3f6ee6 1854 struct st_msg_header *msg_h;
5a25ba16
JG		 1855 unsigned long flags;
1856 unsigned long before;
cf355883 1857 u16 tag = 0;
5a25ba16
JG		 1858
1859 spin_lock_irqsave(hba->host->host_lock, flags);
797150b9 1860
d6570227
C		 1861 if ((hba->cardtype == st_yel || hba->cardtype == st_P3) &&
1862 hba->supports_pm == 1) {
1863 if (st_sleep_mic == ST_NOTHANDLED) {
797150b9
C		 1864 spin_unlock_irqrestore(hba->host->host_lock, flags);
1865 return;
1866 }
1867 }
0f3f6ee6 1868 req = hba->alloc_rq(hba);
d6570227 1869 if (hba->cardtype == st_yel || hba->cardtype == st_P3) {
0f3f6ee6
EL		 1870 msg_h = (struct st_msg_header *)req - 1;
1871 memset(msg_h, 0, hba->rq_size);
1872 } else
1873 memset(req, 0, hba->rq_size);
5a25ba16 1874
d6570227
C		 1875 if ((hba->cardtype == st_yosemite || hba->cardtype == st_yel
1876 || hba->cardtype == st_P3)
797150b9 1877 && st_sleep_mic == ST_IGNORED) {
fb4f66be
EL		 1878 req->cdb[0] = MGT_CMD;
1879 req->cdb[1] = MGT_CMD_SIGNATURE;
1880 req->cdb[2] = CTLR_CONFIG_CMD;
1881 req->cdb[3] = CTLR_SHUTDOWN;
d6570227
C		 1882 } else if ((hba->cardtype == st_yel || hba->cardtype == st_P3)
1883 && st_sleep_mic != ST_IGNORED) {
797150b9
C		 1884 req->cdb[0] = MGT_CMD;
1885 req->cdb[1] = MGT_CMD_SIGNATURE;
1886 req->cdb[2] = CTLR_CONFIG_CMD;
1887 req->cdb[3] = PMIC_SHUTDOWN;
1888 req->cdb[4] = st_sleep_mic;
fb4f66be
EL		 1889 } else {
1890 req->cdb[0] = CONTROLLER_CMD;
1891 req->cdb[1] = CTLR_POWER_STATE_CHANGE;
1892 req->cdb[2] = CTLR_POWER_SAVING;
1893 }
5a25ba16
JG		 1894 hba->ccb[tag].cmd = NULL;
1895 hba->ccb[tag].sg_count = 0;
1896 hba->ccb[tag].sense_bufflen = 0;
1897 hba->ccb[tag].sense_buffer = NULL;
f1498161 1898 hba->ccb[tag].req_type = PASSTHRU_REQ_TYPE;
0f3f6ee6 1899 hba->send(hba, req, tag);
5a25ba16 1900 spin_unlock_irqrestore(hba->host->host_lock, flags);
cf355883
EL		 1901 before = jiffies;
1902 while (hba->ccb[tag].req_type & PASSTHRU_REQ_TYPE) {
f1498161
EL		 1903 if (time_after(jiffies, before + ST_INTERNAL_TIMEOUT * HZ)) {
1904 hba->ccb[tag].req_type = 0;
797150b9 1905 hba->mu_status = MU_STATE_STOP;
cf355883 1906 return;
f1498161
EL		 1907 }
1908 msleep(1);
cf355883 1909 }
797150b9 1910 hba->mu_status = MU_STATE_STOP;
5a25ba16
JG		 1911}
1912
1913static void stex_hba_free(struct st_hba *hba)
1914{
99946f81 1915 stex_free_irq(hba);
5a25ba16 1916
9eb46d2a
EL		 1917 destroy_workqueue(hba->work_q);
1918
5a25ba16
JG		 1919 iounmap(hba->mmio_base);
1920
1921 pci_release_regions(hba->pdev);
1922
591a3a5f
EL		 1923 kfree(hba->ccb);
1924
94e9108b 1925 dma_free_coherent(&hba->pdev->dev, hba->dma_size,
5a25ba16
JG		 1926 hba->dma_mem, hba->dma_handle);
1927}
1928
1929static void stex_remove(struct pci_dev *pdev)
1930{
1931 struct st_hba *hba = pci_get_drvdata(pdev);
1932
45b42adb
C		 1933 hba->mu_status = MU_STATE_NOCONNECT;
1934 return_abnormal_state(hba, DID_NO_CONNECT);
5a25ba16
JG		 1935 scsi_remove_host(hba->host);
1936
45b42adb 1937 scsi_block_requests(hba->host);
5a25ba16
JG		 1938
1939 stex_hba_free(hba);
1940
1941 scsi_host_put(hba->host);
1942
1943 pci_disable_device(pdev);
61b745fa
C		 1944
1945 unregister_reboot_notifier(&stex_notifier);
5a25ba16
JG		 1946}
1947
1948static void stex_shutdown(struct pci_dev *pdev)
1949{
1950 struct st_hba *hba = pci_get_drvdata(pdev);
1951
61b745fa 1952 if (hba->supports_pm == 0) {
797150b9 1953 stex_hba_stop(hba, ST_IGNORED);
61b745fa
C		 1954 } else if (hba->supports_pm == 1 && S6flag) {
1955 unregister_reboot_notifier(&stex_notifier);
1956 stex_hba_stop(hba, ST_S6);
1957 } else
797150b9
C		 1958 stex_hba_stop(hba, ST_S5);
1959}
1960
d6570227 1961static int stex_choice_sleep_mic(struct st_hba *hba, pm_message_t state)
797150b9
C		 1962{
1963 switch (state.event) {
1964 case PM_EVENT_SUSPEND:
1965 return ST_S3;
1966 case PM_EVENT_HIBERNATE:
d6570227 1967 hba->msi_lock = 0;
797150b9
C		 1968 return ST_S4;
1969 default:
1970 return ST_NOTHANDLED;
1971 }
5a25ba16
JG		 1972}
1973
797150b9
C		 1974static int stex_suspend(struct pci_dev *pdev, pm_message_t state)
1975{
1976 struct st_hba *hba = pci_get_drvdata(pdev);
1977
d6570227
C		 1978 if ((hba->cardtype == st_yel || hba->cardtype == st_P3)
1979 && hba->supports_pm == 1)
1980 stex_hba_stop(hba, stex_choice_sleep_mic(hba, state));
797150b9
C		 1981 else
1982 stex_hba_stop(hba, ST_IGNORED);
1983 return 0;
1984}
1985
1986static int stex_resume(struct pci_dev *pdev)
1987{
1988 struct st_hba *hba = pci_get_drvdata(pdev);
1989
1990 hba->mu_status = MU_STATE_STARTING;
1991 stex_handshake(hba);
1992 return 0;
1993}
61b745fa
C		 1994
1995static int stex_halt(struct notifier_block *nb, unsigned long event, void *buf)
1996{
1997 S6flag = 1;
1998 return NOTIFY_OK;
1999}
5a25ba16
JG		 2000MODULE_DEVICE_TABLE(pci, stex_pci_tbl);
2001
2002static struct pci_driver stex_pci_driver = {
2003 .name = DRV_NAME,
2004 .id_table = stex_pci_tbl,
2005 .probe = stex_probe,
6f039790 2006 .remove = stex_remove,
5a25ba16 2007 .shutdown = stex_shutdown,
797150b9
C		 2008 .suspend = stex_suspend,
2009 .resume = stex_resume,
5a25ba16
JG		 2010};
2011
2012static int __init stex_init(void)
2013{
2014 printk(KERN_INFO DRV_NAME
2015 ": Promise SuperTrak EX Driver version: %s\n",
2016 ST_DRIVER_VERSION);
2017
2018 return pci_register_driver(&stex_pci_driver);
2019}
2020
2021static void __exit stex_exit(void)
2022{
2023 pci_unregister_driver(&stex_pci_driver);
2024}
2025
2026module_init(stex_init);
2027module_exit(stex_exit);
Empty description
This page took 1.60601 seconds and 4 git commands to generate.