]>
Commit | Line | Data |
---|---|---|
cff37c9e | 1 | /* Texas Instruments TMP102 SMBus temperature sensor driver |
beb1b6bb | 2 | * |
cff37c9e | 3 | * Copyright (C) 2010 Steven King <[email protected]> |
beb1b6bb SK |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation; either version 2 of the License, or | |
8 | * (at your option) any later version. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
beb1b6bb SK |
14 | */ |
15 | ||
3d8f7a89 | 16 | #include <linux/delay.h> |
beb1b6bb SK |
17 | #include <linux/module.h> |
18 | #include <linux/init.h> | |
19 | #include <linux/slab.h> | |
20 | #include <linux/i2c.h> | |
21 | #include <linux/hwmon.h> | |
22 | #include <linux/hwmon-sysfs.h> | |
23 | #include <linux/err.h> | |
24 | #include <linux/mutex.h> | |
cff37c9e | 25 | #include <linux/device.h> |
dcd8f392 | 26 | #include <linux/jiffies.h> |
28a340db | 27 | #include <linux/regmap.h> |
6a027523 | 28 | #include <linux/of.h> |
beb1b6bb SK |
29 | |
30 | #define DRIVER_NAME "tmp102" | |
31 | ||
32 | #define TMP102_TEMP_REG 0x00 | |
33 | #define TMP102_CONF_REG 0x01 | |
34 | /* note: these bit definitions are byte swapped */ | |
35 | #define TMP102_CONF_SD 0x0100 | |
36 | #define TMP102_CONF_TM 0x0200 | |
37 | #define TMP102_CONF_POL 0x0400 | |
38 | #define TMP102_CONF_F0 0x0800 | |
39 | #define TMP102_CONF_F1 0x1000 | |
40 | #define TMP102_CONF_R0 0x2000 | |
41 | #define TMP102_CONF_R1 0x4000 | |
42 | #define TMP102_CONF_OS 0x8000 | |
43 | #define TMP102_CONF_EM 0x0010 | |
44 | #define TMP102_CONF_AL 0x0020 | |
45 | #define TMP102_CONF_CR0 0x0040 | |
46 | #define TMP102_CONF_CR1 0x0080 | |
47 | #define TMP102_TLOW_REG 0x02 | |
48 | #define TMP102_THIGH_REG 0x03 | |
49 | ||
a9f92ccf GR |
50 | #define TMP102_CONFREG_MASK (TMP102_CONF_SD | TMP102_CONF_TM | \ |
51 | TMP102_CONF_POL | TMP102_CONF_F0 | \ | |
52 | TMP102_CONF_F1 | TMP102_CONF_OS | \ | |
53 | TMP102_CONF_EM | TMP102_CONF_AL | \ | |
54 | TMP102_CONF_CR0 | TMP102_CONF_CR1) | |
55 | ||
56 | #define TMP102_CONFIG_CLEAR (TMP102_CONF_SD | TMP102_CONF_OS | \ | |
57 | TMP102_CONF_CR0) | |
58 | #define TMP102_CONFIG_SET (TMP102_CONF_TM | TMP102_CONF_EM | \ | |
59 | TMP102_CONF_CR1) | |
60 | ||
3d8f7a89 GR |
61 | #define CONVERSION_TIME_MS 35 /* in milli-seconds */ |
62 | ||
beb1b6bb | 63 | struct tmp102 { |
28a340db | 64 | struct regmap *regmap; |
38806bda | 65 | u16 config_orig; |
3d8f7a89 | 66 | unsigned long ready_time; |
beb1b6bb SK |
67 | }; |
68 | ||
cff37c9e JD |
69 | /* convert left adjusted 13-bit TMP102 register value to milliCelsius */ |
70 | static inline int tmp102_reg_to_mC(s16 val) | |
beb1b6bb | 71 | { |
cff37c9e | 72 | return ((val & ~0x01) * 1000) / 128; |
beb1b6bb SK |
73 | } |
74 | ||
cff37c9e JD |
75 | /* convert milliCelsius to left adjusted 13-bit TMP102 register value */ |
76 | static inline u16 tmp102_mC_to_reg(int val) | |
beb1b6bb SK |
77 | { |
78 | return (val * 128) / 1000; | |
79 | } | |
80 | ||
0208531d GR |
81 | static int tmp102_read(struct device *dev, enum hwmon_sensor_types type, |
82 | u32 attr, int channel, long *temp) | |
6a027523 | 83 | { |
3d8f7a89 | 84 | struct tmp102 *tmp102 = dev_get_drvdata(dev); |
0208531d GR |
85 | unsigned int regval; |
86 | int err, reg; | |
87 | ||
88 | switch (attr) { | |
89 | case hwmon_temp_input: | |
90 | /* Is it too early to return a conversion ? */ | |
91 | if (time_before(jiffies, tmp102->ready_time)) { | |
92 | dev_dbg(dev, "%s: Conversion not ready yet..\n", __func__); | |
93 | return -EAGAIN; | |
94 | } | |
95 | reg = TMP102_TEMP_REG; | |
96 | break; | |
97 | case hwmon_temp_max_hyst: | |
98 | reg = TMP102_TLOW_REG; | |
99 | break; | |
100 | case hwmon_temp_max: | |
101 | reg = TMP102_THIGH_REG; | |
102 | break; | |
103 | default: | |
104 | return -EOPNOTSUPP; | |
00917b5c NM |
105 | } |
106 | ||
0208531d GR |
107 | err = regmap_read(tmp102->regmap, reg, ®val); |
108 | if (err < 0) | |
109 | return err; | |
110 | *temp = tmp102_reg_to_mC(regval); | |
6a027523 EV |
111 | |
112 | return 0; | |
113 | } | |
114 | ||
0208531d GR |
115 | static int tmp102_write(struct device *dev, enum hwmon_sensor_types type, |
116 | u32 attr, int channel, long temp) | |
beb1b6bb | 117 | { |
3d8f7a89 | 118 | struct tmp102 *tmp102 = dev_get_drvdata(dev); |
0208531d GR |
119 | int reg; |
120 | ||
121 | switch (attr) { | |
122 | case hwmon_temp_max_hyst: | |
123 | reg = TMP102_TLOW_REG; | |
124 | break; | |
125 | case hwmon_temp_max: | |
126 | reg = TMP102_THIGH_REG; | |
127 | break; | |
128 | default: | |
129 | return -EOPNOTSUPP; | |
130 | } | |
3d8f7a89 | 131 | |
0208531d GR |
132 | temp = clamp_val(temp, -256000, 255000); |
133 | return regmap_write(tmp102->regmap, reg, tmp102_mC_to_reg(temp)); | |
beb1b6bb SK |
134 | } |
135 | ||
0208531d GR |
136 | static umode_t tmp102_is_visible(const void *data, enum hwmon_sensor_types type, |
137 | u32 attr, int channel) | |
beb1b6bb | 138 | { |
0208531d GR |
139 | if (type != hwmon_temp) |
140 | return 0; | |
141 | ||
142 | switch (attr) { | |
143 | case hwmon_temp_input: | |
144 | return S_IRUGO; | |
145 | case hwmon_temp_max_hyst: | |
146 | case hwmon_temp_max: | |
147 | return S_IRUGO | S_IWUSR; | |
148 | default: | |
149 | return 0; | |
150 | } | |
beb1b6bb SK |
151 | } |
152 | ||
0208531d GR |
153 | static u32 tmp102_chip_config[] = { |
154 | HWMON_C_REGISTER_TZ, | |
155 | 0 | |
156 | }; | |
157 | ||
158 | static const struct hwmon_channel_info tmp102_chip = { | |
159 | .type = hwmon_chip, | |
160 | .config = tmp102_chip_config, | |
161 | }; | |
beb1b6bb | 162 | |
0208531d GR |
163 | static u32 tmp102_temp_config[] = { |
164 | HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST, | |
165 | 0 | |
166 | }; | |
beb1b6bb | 167 | |
0208531d GR |
168 | static const struct hwmon_channel_info tmp102_temp = { |
169 | .type = hwmon_temp, | |
170 | .config = tmp102_temp_config, | |
171 | }; | |
beb1b6bb | 172 | |
0208531d GR |
173 | static const struct hwmon_channel_info *tmp102_info[] = { |
174 | &tmp102_chip, | |
175 | &tmp102_temp, | |
beb1b6bb SK |
176 | NULL |
177 | }; | |
beb1b6bb | 178 | |
0208531d GR |
179 | static const struct hwmon_ops tmp102_hwmon_ops = { |
180 | .is_visible = tmp102_is_visible, | |
181 | .read = tmp102_read, | |
182 | .write = tmp102_write, | |
183 | }; | |
184 | ||
185 | static const struct hwmon_chip_info tmp102_chip_info = { | |
186 | .ops = &tmp102_hwmon_ops, | |
187 | .info = tmp102_info, | |
2251aef6 EV |
188 | }; |
189 | ||
b17ea1ca GR |
190 | static void tmp102_restore_config(void *data) |
191 | { | |
192 | struct tmp102 *tmp102 = data; | |
b17ea1ca | 193 | |
28a340db GR |
194 | regmap_write(tmp102->regmap, TMP102_CONF_REG, tmp102->config_orig); |
195 | } | |
196 | ||
197 | static bool tmp102_is_writeable_reg(struct device *dev, unsigned int reg) | |
198 | { | |
199 | return reg != TMP102_TEMP_REG; | |
b17ea1ca GR |
200 | } |
201 | ||
28a340db GR |
202 | static bool tmp102_is_volatile_reg(struct device *dev, unsigned int reg) |
203 | { | |
204 | return reg == TMP102_TEMP_REG; | |
205 | } | |
206 | ||
207 | static const struct regmap_config tmp102_regmap_config = { | |
208 | .reg_bits = 8, | |
209 | .val_bits = 16, | |
210 | .max_register = TMP102_THIGH_REG, | |
211 | .writeable_reg = tmp102_is_writeable_reg, | |
212 | .volatile_reg = tmp102_is_volatile_reg, | |
213 | .val_format_endian = REGMAP_ENDIAN_BIG, | |
214 | .cache_type = REGCACHE_RBTREE, | |
1c96a2f6 DF |
215 | .use_single_read = true, |
216 | .use_single_write = true, | |
28a340db GR |
217 | }; |
218 | ||
6c931ae1 | 219 | static int tmp102_probe(struct i2c_client *client, |
0208531d | 220 | const struct i2c_device_id *id) |
beb1b6bb | 221 | { |
fbd9af16 | 222 | struct device *dev = &client->dev; |
ad9beea4 | 223 | struct device *hwmon_dev; |
beb1b6bb | 224 | struct tmp102 *tmp102; |
28a340db GR |
225 | unsigned int regval; |
226 | int err; | |
beb1b6bb | 227 | |
cff37c9e | 228 | if (!i2c_check_functionality(client->adapter, |
beb1b6bb | 229 | I2C_FUNC_SMBUS_WORD_DATA)) { |
fbd9af16 | 230 | dev_err(dev, |
b55f3757 | 231 | "adapter doesn't support SMBus word transactions\n"); |
beb1b6bb SK |
232 | return -ENODEV; |
233 | } | |
234 | ||
fbd9af16 | 235 | tmp102 = devm_kzalloc(dev, sizeof(*tmp102), GFP_KERNEL); |
f511a21f | 236 | if (!tmp102) |
beb1b6bb | 237 | return -ENOMEM; |
f511a21f | 238 | |
beb1b6bb SK |
239 | i2c_set_clientdata(client, tmp102); |
240 | ||
28a340db GR |
241 | tmp102->regmap = devm_regmap_init_i2c(client, &tmp102_regmap_config); |
242 | if (IS_ERR(tmp102->regmap)) | |
243 | return PTR_ERR(tmp102->regmap); | |
244 | ||
245 | err = regmap_read(tmp102->regmap, TMP102_CONF_REG, ®val); | |
246 | if (err < 0) { | |
fbd9af16 | 247 | dev_err(dev, "error reading config register\n"); |
28a340db | 248 | return err; |
38806bda | 249 | } |
a9f92ccf | 250 | |
28a340db | 251 | if ((regval & ~TMP102_CONFREG_MASK) != |
a9f92ccf GR |
252 | (TMP102_CONF_R0 | TMP102_CONF_R1)) { |
253 | dev_err(dev, "unexpected config register value\n"); | |
254 | return -ENODEV; | |
255 | } | |
256 | ||
28a340db | 257 | tmp102->config_orig = regval; |
b17ea1ca | 258 | |
1aa4f028 GR |
259 | err = devm_add_action_or_reset(dev, tmp102_restore_config, tmp102); |
260 | if (err) | |
261 | return err; | |
b17ea1ca | 262 | |
28a340db GR |
263 | regval &= ~TMP102_CONFIG_CLEAR; |
264 | regval |= TMP102_CONFIG_SET; | |
a9f92ccf | 265 | |
28a340db GR |
266 | err = regmap_write(tmp102->regmap, TMP102_CONF_REG, regval); |
267 | if (err < 0) { | |
fbd9af16 | 268 | dev_err(dev, "error writing config register\n"); |
28a340db | 269 | return err; |
cff37c9e | 270 | } |
3d8f7a89 | 271 | |
d0725439 GR |
272 | /* |
273 | * Mark that we are not ready with data until the first | |
274 | * conversion is complete | |
275 | */ | |
276 | tmp102->ready_time = jiffies + msecs_to_jiffies(CONVERSION_TIME_MS); | |
3d8f7a89 | 277 | |
0208531d GR |
278 | hwmon_dev = devm_hwmon_device_register_with_info(dev, client->name, |
279 | tmp102, | |
280 | &tmp102_chip_info, | |
281 | NULL); | |
ad9beea4 | 282 | if (IS_ERR(hwmon_dev)) { |
fbd9af16 | 283 | dev_dbg(dev, "unable to register hwmon device\n"); |
b17ea1ca | 284 | return PTR_ERR(hwmon_dev); |
beb1b6bb | 285 | } |
fbd9af16 | 286 | dev_info(dev, "initialized\n"); |
beb1b6bb | 287 | |
beb1b6bb SK |
288 | return 0; |
289 | } | |
290 | ||
dd378b1b | 291 | #ifdef CONFIG_PM_SLEEP |
beb1b6bb SK |
292 | static int tmp102_suspend(struct device *dev) |
293 | { | |
294 | struct i2c_client *client = to_i2c_client(dev); | |
28a340db | 295 | struct tmp102 *tmp102 = i2c_get_clientdata(client); |
beb1b6bb | 296 | |
28a340db GR |
297 | return regmap_update_bits(tmp102->regmap, TMP102_CONF_REG, |
298 | TMP102_CONF_SD, TMP102_CONF_SD); | |
beb1b6bb SK |
299 | } |
300 | ||
301 | static int tmp102_resume(struct device *dev) | |
302 | { | |
303 | struct i2c_client *client = to_i2c_client(dev); | |
3d8f7a89 | 304 | struct tmp102 *tmp102 = i2c_get_clientdata(client); |
28a340db | 305 | int err; |
beb1b6bb | 306 | |
28a340db GR |
307 | err = regmap_update_bits(tmp102->regmap, TMP102_CONF_REG, |
308 | TMP102_CONF_SD, 0); | |
beb1b6bb | 309 | |
3d8f7a89 GR |
310 | tmp102->ready_time = jiffies + msecs_to_jiffies(CONVERSION_TIME_MS); |
311 | ||
28a340db | 312 | return err; |
beb1b6bb | 313 | } |
beb1b6bb SK |
314 | #endif /* CONFIG_PM */ |
315 | ||
dd378b1b GS |
316 | static SIMPLE_DEV_PM_OPS(tmp102_dev_pm_ops, tmp102_suspend, tmp102_resume); |
317 | ||
beb1b6bb | 318 | static const struct i2c_device_id tmp102_id[] = { |
cff37c9e | 319 | { "tmp102", 0 }, |
beb1b6bb SK |
320 | { } |
321 | }; | |
cff37c9e | 322 | MODULE_DEVICE_TABLE(i2c, tmp102_id); |
beb1b6bb | 323 | |
15390c61 JMC |
324 | static const struct of_device_id tmp102_of_match[] = { |
325 | { .compatible = "ti,tmp102" }, | |
326 | { }, | |
327 | }; | |
328 | MODULE_DEVICE_TABLE(of, tmp102_of_match); | |
329 | ||
beb1b6bb SK |
330 | static struct i2c_driver tmp102_driver = { |
331 | .driver.name = DRIVER_NAME, | |
15390c61 | 332 | .driver.of_match_table = of_match_ptr(tmp102_of_match), |
dd378b1b | 333 | .driver.pm = &tmp102_dev_pm_ops, |
beb1b6bb | 334 | .probe = tmp102_probe, |
beb1b6bb | 335 | .id_table = tmp102_id, |
beb1b6bb SK |
336 | }; |
337 | ||
f0967eea | 338 | module_i2c_driver(tmp102_driver); |
beb1b6bb | 339 | |
beb1b6bb SK |
340 | MODULE_AUTHOR("Steven King <[email protected]>"); |
341 | MODULE_DESCRIPTION("Texas Instruments TMP102 temperature sensor driver"); | |
342 | MODULE_LICENSE("GPL"); |