]> Git Repo - linux.git/blame - drivers/net/b44.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ath5k: Use our own Kconfig file, we'll be expanding this shortly
[linux.git] / drivers / net / b44.c
CommitLineData
753f4920 1/* b44.c: Broadcom 44xx/47xx Fast Ethernet device driver.
1da177e4
LT		 2 *
3 * Copyright (C) 2002 David S. Miller ([email protected])
753f4920
MB		 4 * Copyright (C) 2004 Pekka Pietikainen ([email protected])
5 * Copyright (C) 2004 Florian Schirmer ([email protected])
6 * Copyright (C) 2006 Felix Fietkau ([email protected])
8056bfaf 7 * Copyright (C) 2006 Broadcom Corporation.
753f4920 8 * Copyright (C) 2007 Michael Buesch <[email protected]>
1da177e4
LT		 9 *
10 * Distribute under GPL.
11 */
12
13#include <linux/kernel.h>
14#include <linux/module.h>
15#include <linux/moduleparam.h>
16#include <linux/types.h>
17#include <linux/netdevice.h>
18#include <linux/ethtool.h>
19#include <linux/mii.h>
20#include <linux/if_ether.h>
72f4861e 21#include <linux/if_vlan.h>
1da177e4
LT		 22#include <linux/etherdevice.h>
23#include <linux/pci.h>
24#include <linux/delay.h>
25#include <linux/init.h>
89358f90 26#include <linux/dma-mapping.h>
753f4920 27#include <linux/ssb/ssb.h>
1da177e4
LT		 28
29#include <asm/uaccess.h>
30#include <asm/io.h>
31#include <asm/irq.h>
32
753f4920 33
1da177e4
LT		 34#include "b44.h"
35
36#define DRV_MODULE_NAME "b44"
37#define PFX DRV_MODULE_NAME ": "
753f4920 38#define DRV_MODULE_VERSION "2.0"
1da177e4
LT		 39
40#define B44_DEF_MSG_ENABLE \
41 (NETIF_MSG_DRV | \
42 NETIF_MSG_PROBE | \
43 NETIF_MSG_LINK | \
44 NETIF_MSG_TIMER | \
45 NETIF_MSG_IFDOWN | \
46 NETIF_MSG_IFUP | \
47 NETIF_MSG_RX_ERR | \
48 NETIF_MSG_TX_ERR)
49
50/* length of time before we decide the hardware is borked,
51 * and dev->tx_timeout() should be called to fix the problem
52 */
53#define B44_TX_TIMEOUT (5 * HZ)
54
55/* hardware minimum and maximum for a single frame's data payload */
56#define B44_MIN_MTU 60
57#define B44_MAX_MTU 1500
58
59#define B44_RX_RING_SIZE 512
60#define B44_DEF_RX_RING_PENDING 200
61#define B44_RX_RING_BYTES (sizeof(struct dma_desc) * \
62 B44_RX_RING_SIZE)
63#define B44_TX_RING_SIZE 512
64#define B44_DEF_TX_RING_PENDING (B44_TX_RING_SIZE - 1)
65#define B44_TX_RING_BYTES (sizeof(struct dma_desc) * \
66 B44_TX_RING_SIZE)
1da177e4
LT		 67
68#define TX_RING_GAP(BP) \
69 (B44_TX_RING_SIZE - (BP)->tx_pending)
70#define TX_BUFFS_AVAIL(BP) \
71 (((BP)->tx_cons <= (BP)->tx_prod) ? \
72 (BP)->tx_cons + (BP)->tx_pending - (BP)->tx_prod : \
73 (BP)->tx_cons - (BP)->tx_prod - TX_RING_GAP(BP))
74#define NEXT_TX(N) (((N) + 1) & (B44_TX_RING_SIZE - 1))
75
72f4861e
SH		 76#define RX_PKT_OFFSET 30
77#define RX_PKT_BUF_SZ (1536 + RX_PKT_OFFSET + 64)
1da177e4
LT		 78
79/* minimum number of free TX descriptors required to wake up TX process */
80#define B44_TX_WAKEUP_THRESH (B44_TX_RING_SIZE / 4)
81
725ad800
GZ		 82/* b44 internal pattern match filter info */
83#define B44_PATTERN_BASE 0x400
84#define B44_PATTERN_SIZE 0x80
85#define B44_PMASK_BASE 0x600
86#define B44_PMASK_SIZE 0x10
87#define B44_MAX_PATTERNS 16
88#define B44_ETHIPV6UDP_HLEN 62
89#define B44_ETHIPV4UDP_HLEN 42
90
1da177e4 91static char version[] __devinitdata =
753f4920 92 DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION "\n";
1da177e4 93
753f4920
MB		 94MODULE_AUTHOR("Felix Fietkau, Florian Schirmer, Pekka Pietikainen, David S. Miller");
95MODULE_DESCRIPTION("Broadcom 44xx/47xx 10/100 PCI ethernet driver");
1da177e4
LT		 96MODULE_LICENSE("GPL");
97MODULE_VERSION(DRV_MODULE_VERSION);
98
99static int b44_debug = -1; /* -1 == use B44_DEF_MSG_ENABLE as value */
100module_param(b44_debug, int, 0);
101MODULE_PARM_DESC(b44_debug, "B44 bitmapped debugging message enable value");
102
1da177e4 103
753f4920
MB		 104#ifdef CONFIG_B44_PCI
105static const struct pci_device_id b44_pci_tbl[] = {
106 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401) },
107 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401B0) },
108 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_BCM4401B1) },
109 { 0 } /* terminate list with empty entry */
110};
1da177e4
LT		 111MODULE_DEVICE_TABLE(pci, b44_pci_tbl);
112
753f4920
MB		 113static struct pci_driver b44_pci_driver = {
114 .name = DRV_MODULE_NAME,
115 .id_table = b44_pci_tbl,
116};
117#endif /* CONFIG_B44_PCI */
118
119static const struct ssb_device_id b44_ssb_tbl[] = {
120 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_ETHERNET, SSB_ANY_REV),
121 SSB_DEVTABLE_END
122};
123MODULE_DEVICE_TABLE(ssb, b44_ssb_tbl);
124
1da177e4
LT		 125static void b44_halt(struct b44 *);
126static void b44_init_rings(struct b44 *);
5fc7d61a
MC		 127
128#define B44_FULL_RESET 1
129#define B44_FULL_RESET_SKIP_PHY 2
130#define B44_PARTIAL_RESET 3
fedb0eef
MB		 131#define B44_CHIP_RESET_FULL 4
132#define B44_CHIP_RESET_PARTIAL 5
5fc7d61a 133
00e8b3aa 134static void b44_init_hw(struct b44 *, int);
1da177e4 135
9f38c636
JL		 136static int dma_desc_align_mask;
137static int dma_desc_sync_size;
753f4920 138static int instance;
9f38c636 139
3353930d
FR		 140static const char b44_gstrings[][ETH_GSTRING_LEN] = {
141#define _B44(x...) # x,
142B44_STAT_REG_DECLARE
143#undef _B44
144};
145
753f4920
MB		 146static inline void b44_sync_dma_desc_for_device(struct ssb_device *sdev,
147 dma_addr_t dma_base,
148 unsigned long offset,
149 enum dma_data_direction dir)
9f38c636 150{
753f4920
MB		 151 dma_sync_single_range_for_device(sdev->dev, dma_base,
152 offset & dma_desc_align_mask,
153 dma_desc_sync_size, dir);
9f38c636
JL		 154}
155
753f4920
MB		 156static inline void b44_sync_dma_desc_for_cpu(struct ssb_device *sdev,
157 dma_addr_t dma_base,
158 unsigned long offset,
159 enum dma_data_direction dir)
9f38c636 160{
753f4920
MB		 161 dma_sync_single_range_for_cpu(sdev->dev, dma_base,
162 offset & dma_desc_align_mask,
163 dma_desc_sync_size, dir);
9f38c636
JL		 164}
165
1da177e4
LT		 166static inline unsigned long br32(const struct b44 *bp, unsigned long reg)
167{
753f4920 168 return ssb_read32(bp->sdev, reg);
1da177e4
LT		 169}
170
10badc21 171static inline void bw32(const struct b44 *bp,
1da177e4
LT		 172 unsigned long reg, unsigned long val)
173{
753f4920 174 ssb_write32(bp->sdev, reg, val);
1da177e4
LT		 175}
176
177static int b44_wait_bit(struct b44 *bp, unsigned long reg,
178 u32 bit, unsigned long timeout, const int clear)
179{
180 unsigned long i;
181
182 for (i = 0; i < timeout; i++) {
183 u32 val = br32(bp, reg);
184
185 if (clear && !(val & bit))
186 break;
187 if (!clear && (val & bit))
188 break;
189 udelay(10);
190 }
191 if (i == timeout) {
192 printk(KERN_ERR PFX "%s: BUG! Timeout waiting for bit %08x of register "
193 "%lx to %s.\n",
194 bp->dev->name,
195 bit, reg,
196 (clear ? "clear" : "set"));
197 return -ENODEV;
198 }
199 return 0;
200}
201
753f4920 202static inline void __b44_cam_read(struct b44 *bp, unsigned char *data, int index)
1da177e4
LT		 203{
204 u32 val;
205
753f4920
MB		 206 bw32(bp, B44_CAM_CTRL, (CAM_CTRL_READ |
207 (index << CAM_CTRL_INDEX_SHIFT)));
1da177e4 208
753f4920 209 b44_wait_bit(bp, B44_CAM_CTRL, CAM_CTRL_BUSY, 100, 1);
1da177e4 210
753f4920 211 val = br32(bp, B44_CAM_DATA_LO);
1da177e4 212
753f4920
MB		 213 data[2] = (val >> 24) & 0xFF;
214 data[3] = (val >> 16) & 0xFF;
215 data[4] = (val >> 8) & 0xFF;
216 data[5] = (val >> 0) & 0xFF;
1da177e4 217
753f4920 218 val = br32(bp, B44_CAM_DATA_HI);
1da177e4 219
753f4920
MB		 220 data[0] = (val >> 8) & 0xFF;
221 data[1] = (val >> 0) & 0xFF;
1da177e4
LT		 222}
223
753f4920 224static inline void __b44_cam_write(struct b44 *bp, unsigned char *data, int index)
1da177e4
LT		 225{
226 u32 val;
227
228 val = ((u32) data[2]) << 24;
229 val |= ((u32) data[3]) << 16;
230 val |= ((u32) data[4]) << 8;
231 val |= ((u32) data[5]) << 0;
232 bw32(bp, B44_CAM_DATA_LO, val);
10badc21 233 val = (CAM_DATA_HI_VALID |
1da177e4
LT		 234 (((u32) data[0]) << 8) |
235 (((u32) data[1]) << 0));
236 bw32(bp, B44_CAM_DATA_HI, val);
237 bw32(bp, B44_CAM_CTRL, (CAM_CTRL_WRITE |
238 (index << CAM_CTRL_INDEX_SHIFT)));
10badc21 239 b44_wait_bit(bp, B44_CAM_CTRL, CAM_CTRL_BUSY, 100, 1);
1da177e4
LT		 240}
241
242static inline void __b44_disable_ints(struct b44 *bp)
243{
244 bw32(bp, B44_IMASK, 0);
245}
246
247static void b44_disable_ints(struct b44 *bp)
248{
249 __b44_disable_ints(bp);
250
251 /* Flush posted writes. */
252 br32(bp, B44_IMASK);
253}
254
255static void b44_enable_ints(struct b44 *bp)
256{
257 bw32(bp, B44_IMASK, bp->imask);
258}
259
753f4920 260static int __b44_readphy(struct b44 *bp, int phy_addr, int reg, u32 *val)
1da177e4
LT		 261{
262 int err;
263
264 bw32(bp, B44_EMAC_ISTAT, EMAC_INT_MII);
265 bw32(bp, B44_MDIO_DATA, (MDIO_DATA_SB_START |
266 (MDIO_OP_READ << MDIO_DATA_OP_SHIFT) |
753f4920 267 (phy_addr << MDIO_DATA_PMD_SHIFT) |
1da177e4
LT		 268 (reg << MDIO_DATA_RA_SHIFT) |
269 (MDIO_TA_VALID << MDIO_DATA_TA_SHIFT)));
270 err = b44_wait_bit(bp, B44_EMAC_ISTAT, EMAC_INT_MII, 100, 0);
271 *val = br32(bp, B44_MDIO_DATA) & MDIO_DATA_DATA;
272
273 return err;
274}
275
753f4920 276static int __b44_writephy(struct b44 *bp, int phy_addr, int reg, u32 val)
1da177e4
LT		 277{
278 bw32(bp, B44_EMAC_ISTAT, EMAC_INT_MII);
279 bw32(bp, B44_MDIO_DATA, (MDIO_DATA_SB_START |
280 (MDIO_OP_WRITE << MDIO_DATA_OP_SHIFT) |
753f4920 281 (phy_addr << MDIO_DATA_PMD_SHIFT) |
1da177e4
LT		 282 (reg << MDIO_DATA_RA_SHIFT) |
283 (MDIO_TA_VALID << MDIO_DATA_TA_SHIFT) |
284 (val & MDIO_DATA_DATA)));
285 return b44_wait_bit(bp, B44_EMAC_ISTAT, EMAC_INT_MII, 100, 0);
286}
287
753f4920
MB		 288static inline int b44_readphy(struct b44 *bp, int reg, u32 *val)
289{
290 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
291 return 0;
292
293 return __b44_readphy(bp, bp->phy_addr, reg, val);
294}
295
296static inline int b44_writephy(struct b44 *bp, int reg, u32 val)
297{
298 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
299 return 0;
300
301 return __b44_writephy(bp, bp->phy_addr, reg, val);
302}
303
1da177e4 304/* miilib interface */
1da177e4
LT		 305static int b44_mii_read(struct net_device *dev, int phy_id, int location)
306{
307 u32 val;
308 struct b44 *bp = netdev_priv(dev);
753f4920 309 int rc = __b44_readphy(bp, phy_id, location, &val);
1da177e4
LT		 310 if (rc)
311 return 0xffffffff;
312 return val;
313}
314
315static void b44_mii_write(struct net_device *dev, int phy_id, int location,
316 int val)
317{
318 struct b44 *bp = netdev_priv(dev);
753f4920 319 __b44_writephy(bp, phy_id, location, val);
1da177e4
LT		 320}
321
322static int b44_phy_reset(struct b44 *bp)
323{
324 u32 val;
325 int err;
326
753f4920
MB		 327 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
328 return 0;
1da177e4
LT		 329 err = b44_writephy(bp, MII_BMCR, BMCR_RESET);
330 if (err)
331 return err;
332 udelay(100);
333 err = b44_readphy(bp, MII_BMCR, &val);
334 if (!err) {
335 if (val & BMCR_RESET) {
336 printk(KERN_ERR PFX "%s: PHY Reset would not complete.\n",
337 bp->dev->name);
338 err = -ENODEV;
339 }
340 }
341
342 return 0;
343}
344
345static void __b44_set_flow_ctrl(struct b44 *bp, u32 pause_flags)
346{
347 u32 val;
348
349 bp->flags &= ~(B44_FLAG_TX_PAUSE | B44_FLAG_RX_PAUSE);
350 bp->flags |= pause_flags;
351
352 val = br32(bp, B44_RXCONFIG);
353 if (pause_flags & B44_FLAG_RX_PAUSE)
354 val |= RXCONFIG_FLOW;
355 else
356 val &= ~RXCONFIG_FLOW;
357 bw32(bp, B44_RXCONFIG, val);
358
359 val = br32(bp, B44_MAC_FLOW);
360 if (pause_flags & B44_FLAG_TX_PAUSE)
361 val |= (MAC_FLOW_PAUSE_ENAB |
362 (0xc0 & MAC_FLOW_RX_HI_WATER));
363 else
364 val &= ~MAC_FLOW_PAUSE_ENAB;
365 bw32(bp, B44_MAC_FLOW, val);
366}
367
368static void b44_set_flow_ctrl(struct b44 *bp, u32 local, u32 remote)
369{
10badc21 370 u32 pause_enab = 0;
2b474cf5
GZ		 371
372 /* The driver supports only rx pause by default because
10badc21
JG		 373 the b44 mac tx pause mechanism generates excessive
374 pause frames.
2b474cf5
GZ		 375 Use ethtool to turn on b44 tx pause if necessary.
376 */
377 if ((local & ADVERTISE_PAUSE_CAP) &&
10badc21 378 (local & ADVERTISE_PAUSE_ASYM)){
2b474cf5
GZ		 379 if ((remote & LPA_PAUSE_ASYM) &&
380 !(remote & LPA_PAUSE_CAP))
381 pause_enab |= B44_FLAG_RX_PAUSE;
1da177e4
LT		 382 }
383
384 __b44_set_flow_ctrl(bp, pause_enab);
385}
386
753f4920
MB		 387#ifdef SSB_DRIVER_MIPS
388extern char *nvram_get(char *name);
389static void b44_wap54g10_workaround(struct b44 *bp)
390{
391 const char *str;
392 u32 val;
393 int err;
394
395 /*
396 * workaround for bad hardware design in Linksys WAP54G v1.0
397 * see https://dev.openwrt.org/ticket/146
398 * check and reset bit "isolate"
399 */
400 str = nvram_get("boardnum");
401 if (!str)
402 return;
403 if (simple_strtoul(str, NULL, 0) == 2) {
404 err = __b44_readphy(bp, 0, MII_BMCR, &val);
405 if (err)
406 goto error;
407 if (!(val & BMCR_ISOLATE))
408 return;
409 val &= ~BMCR_ISOLATE;
410 err = __b44_writephy(bp, 0, MII_BMCR, val);
411 if (err)
412 goto error;
413 }
414 return;
415error:
416 printk(KERN_WARNING PFX "PHY: cannot reset MII transceiver isolate bit.\n");
417}
418#else
419static inline void b44_wap54g10_workaround(struct b44 *bp)
420{
421}
422#endif
423
1da177e4
LT		 424static int b44_setup_phy(struct b44 *bp)
425{
426 u32 val;
427 int err;
428
753f4920
MB		 429 b44_wap54g10_workaround(bp);
430
431 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY)
432 return 0;
1da177e4
LT		 433 if ((err = b44_readphy(bp, B44_MII_ALEDCTRL, &val)) != 0)
434 goto out;
435 if ((err = b44_writephy(bp, B44_MII_ALEDCTRL,
436 val & MII_ALEDCTRL_ALLMSK)) != 0)
437 goto out;
438 if ((err = b44_readphy(bp, B44_MII_TLEDCTRL, &val)) != 0)
439 goto out;
440 if ((err = b44_writephy(bp, B44_MII_TLEDCTRL,
441 val | MII_TLEDCTRL_ENABLE)) != 0)
442 goto out;
443
444 if (!(bp->flags & B44_FLAG_FORCE_LINK)) {
445 u32 adv = ADVERTISE_CSMA;
446
447 if (bp->flags & B44_FLAG_ADV_10HALF)
448 adv |= ADVERTISE_10HALF;
449 if (bp->flags & B44_FLAG_ADV_10FULL)
450 adv |= ADVERTISE_10FULL;
451 if (bp->flags & B44_FLAG_ADV_100HALF)
452 adv |= ADVERTISE_100HALF;
453 if (bp->flags & B44_FLAG_ADV_100FULL)
454 adv |= ADVERTISE_100FULL;
455
456 if (bp->flags & B44_FLAG_PAUSE_AUTO)
457 adv |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
458
459 if ((err = b44_writephy(bp, MII_ADVERTISE, adv)) != 0)
460 goto out;
461 if ((err = b44_writephy(bp, MII_BMCR, (BMCR_ANENABLE |
462 BMCR_ANRESTART))) != 0)
463 goto out;
464 } else {
465 u32 bmcr;
466
467 if ((err = b44_readphy(bp, MII_BMCR, &bmcr)) != 0)
468 goto out;
469 bmcr &= ~(BMCR_FULLDPLX | BMCR_ANENABLE | BMCR_SPEED100);
470 if (bp->flags & B44_FLAG_100_BASE_T)
471 bmcr |= BMCR_SPEED100;
472 if (bp->flags & B44_FLAG_FULL_DUPLEX)
473 bmcr |= BMCR_FULLDPLX;
474 if ((err = b44_writephy(bp, MII_BMCR, bmcr)) != 0)
475 goto out;
476
477 /* Since we will not be negotiating there is no safe way
478 * to determine if the link partner supports flow control
479 * or not. So just disable it completely in this case.
480 */
481 b44_set_flow_ctrl(bp, 0, 0);
482 }
483
484out:
485 return err;
486}
487
488static void b44_stats_update(struct b44 *bp)
489{
490 unsigned long reg;
491 u32 *val;
492
493 val = &bp->hw_stats.tx_good_octets;
494 for (reg = B44_TX_GOOD_O; reg <= B44_TX_PAUSE; reg += 4UL) {
495 *val++ += br32(bp, reg);
496 }
3353930d
FR		 497
498 /* Pad */
499 reg += 8*4UL;
500
1da177e4
LT		 501 for (reg = B44_RX_GOOD_O; reg <= B44_RX_NPAUSE; reg += 4UL) {
502 *val++ += br32(bp, reg);
503 }
504}
505
506static void b44_link_report(struct b44 *bp)
507{
508 if (!netif_carrier_ok(bp->dev)) {
509 printk(KERN_INFO PFX "%s: Link is down.\n", bp->dev->name);
510 } else {
511 printk(KERN_INFO PFX "%s: Link is up at %d Mbps, %s duplex.\n",
512 bp->dev->name,
513 (bp->flags & B44_FLAG_100_BASE_T) ? 100 : 10,
514 (bp->flags & B44_FLAG_FULL_DUPLEX) ? "full" : "half");
515
516 printk(KERN_INFO PFX "%s: Flow control is %s for TX and "
517 "%s for RX.\n",
518 bp->dev->name,
519 (bp->flags & B44_FLAG_TX_PAUSE) ? "on" : "off",
520 (bp->flags & B44_FLAG_RX_PAUSE) ? "on" : "off");
521 }
522}
523
524static void b44_check_phy(struct b44 *bp)
525{
526 u32 bmsr, aux;
527
753f4920
MB		 528 if (bp->phy_addr == B44_PHY_ADDR_NO_PHY) {
529 bp->flags |= B44_FLAG_100_BASE_T;
530 bp->flags |= B44_FLAG_FULL_DUPLEX;
531 if (!netif_carrier_ok(bp->dev)) {
532 u32 val = br32(bp, B44_TX_CTRL);
533 val |= TX_CTRL_DUPLEX;
534 bw32(bp, B44_TX_CTRL, val);
535 netif_carrier_on(bp->dev);
536 b44_link_report(bp);
537 }
538 return;
539 }
540
1da177e4
LT		 541 if (!b44_readphy(bp, MII_BMSR, &bmsr) &&
542 !b44_readphy(bp, B44_MII_AUXCTRL, &aux) &&
543 (bmsr != 0xffff)) {
544 if (aux & MII_AUXCTRL_SPEED)
545 bp->flags |= B44_FLAG_100_BASE_T;
546 else
547 bp->flags &= ~B44_FLAG_100_BASE_T;
548 if (aux & MII_AUXCTRL_DUPLEX)
549 bp->flags |= B44_FLAG_FULL_DUPLEX;
550 else
551 bp->flags &= ~B44_FLAG_FULL_DUPLEX;
552
553 if (!netif_carrier_ok(bp->dev) &&
554 (bmsr & BMSR_LSTATUS)) {
555 u32 val = br32(bp, B44_TX_CTRL);
556 u32 local_adv, remote_adv;
557
558 if (bp->flags & B44_FLAG_FULL_DUPLEX)
559 val |= TX_CTRL_DUPLEX;
560 else
561 val &= ~TX_CTRL_DUPLEX;
562 bw32(bp, B44_TX_CTRL, val);
563
564 if (!(bp->flags & B44_FLAG_FORCE_LINK) &&
565 !b44_readphy(bp, MII_ADVERTISE, &local_adv) &&
566 !b44_readphy(bp, MII_LPA, &remote_adv))
567 b44_set_flow_ctrl(bp, local_adv, remote_adv);
568
569 /* Link now up */
570 netif_carrier_on(bp->dev);
571 b44_link_report(bp);
572 } else if (netif_carrier_ok(bp->dev) && !(bmsr & BMSR_LSTATUS)) {
573 /* Link now down */
574 netif_carrier_off(bp->dev);
575 b44_link_report(bp);
576 }
577
578 if (bmsr & BMSR_RFAULT)
579 printk(KERN_WARNING PFX "%s: Remote fault detected in PHY\n",
580 bp->dev->name);
581 if (bmsr & BMSR_JCD)
582 printk(KERN_WARNING PFX "%s: Jabber detected in PHY\n",
583 bp->dev->name);
584 }
585}
586
587static void b44_timer(unsigned long __opaque)
588{
589 struct b44 *bp = (struct b44 *) __opaque;
590
591 spin_lock_irq(&bp->lock);
592
593 b44_check_phy(bp);
594
595 b44_stats_update(bp);
596
597 spin_unlock_irq(&bp->lock);
598
a72a8179 599 mod_timer(&bp->timer, round_jiffies(jiffies + HZ));
1da177e4
LT		 600}
601
602static void b44_tx(struct b44 *bp)
603{
604 u32 cur, cons;
605
606 cur = br32(bp, B44_DMATX_STAT) & DMATX_STAT_CDMASK;
607 cur /= sizeof(struct dma_desc);
608
609 /* XXX needs updating when NETIF_F_SG is supported */
610 for (cons = bp->tx_cons; cons != cur; cons = NEXT_TX(cons)) {
611 struct ring_info *rp = &bp->tx_buffers[cons];
612 struct sk_buff *skb = rp->skb;
613
5d9428de 614 BUG_ON(skb == NULL);
1da177e4 615
753f4920
MB		 616 dma_unmap_single(bp->sdev->dev,
617 rp->mapping,
1da177e4 618 skb->len,
753f4920 619 DMA_TO_DEVICE);
1da177e4
LT		 620 rp->skb = NULL;
621 dev_kfree_skb_irq(skb);
622 }
623
624 bp->tx_cons = cons;
625 if (netif_queue_stopped(bp->dev) &&
626 TX_BUFFS_AVAIL(bp) > B44_TX_WAKEUP_THRESH)
627 netif_wake_queue(bp->dev);
628
629 bw32(bp, B44_GPTIMER, 0);
630}
631
632/* Works like this. This chip writes a 'struct rx_header" 30 bytes
633 * before the DMA address you give it. So we allocate 30 more bytes
634 * for the RX buffer, DMA map all of it, skb_reserve the 30 bytes, then
635 * point the chip at 30 bytes past where the rx_header will go.
636 */
637static int b44_alloc_rx_skb(struct b44 *bp, int src_idx, u32 dest_idx_unmasked)
638{
639 struct dma_desc *dp;
640 struct ring_info *src_map, *map;
641 struct rx_header *rh;
642 struct sk_buff *skb;
643 dma_addr_t mapping;
644 int dest_idx;
645 u32 ctrl;
646
647 src_map = NULL;
648 if (src_idx >= 0)
649 src_map = &bp->rx_buffers[src_idx];
650 dest_idx = dest_idx_unmasked & (B44_RX_RING_SIZE - 1);
651 map = &bp->rx_buffers[dest_idx];
bf0dcbd9 652 skb = netdev_alloc_skb(bp->dev, RX_PKT_BUF_SZ);
1da177e4
LT		 653 if (skb == NULL)
654 return -ENOMEM;
655
753f4920 656 mapping = dma_map_single(bp->sdev->dev, skb->data,
1da177e4 657 RX_PKT_BUF_SZ,
753f4920 658 DMA_FROM_DEVICE);
1da177e4
LT		 659
660 /* Hardware bug work-around, the chip is unable to do PCI DMA
661 to/from anything above 1GB :-( */
639b421b 662 if (dma_mapping_error(mapping) ||
97db9ee7 663 mapping + RX_PKT_BUF_SZ > DMA_30BIT_MASK) {
1da177e4 664 /* Sigh... */
639b421b 665 if (!dma_mapping_error(mapping))
753f4920
MB		 666 dma_unmap_single(bp->sdev->dev, mapping,
667 RX_PKT_BUF_SZ, DMA_FROM_DEVICE);
1da177e4 668 dev_kfree_skb_any(skb);
bf0dcbd9 669 skb = __netdev_alloc_skb(bp->dev, RX_PKT_BUF_SZ, GFP_ATOMIC|GFP_DMA);
1da177e4
LT		 670 if (skb == NULL)
671 return -ENOMEM;
753f4920 672 mapping = dma_map_single(bp->sdev->dev, skb->data,
1da177e4 673 RX_PKT_BUF_SZ,
753f4920 674 DMA_FROM_DEVICE);
639b421b 675 if (dma_mapping_error(mapping) ||
97db9ee7 676 mapping + RX_PKT_BUF_SZ > DMA_30BIT_MASK) {
639b421b 677 if (!dma_mapping_error(mapping))
753f4920 678 dma_unmap_single(bp->sdev->dev, mapping, RX_PKT_BUF_SZ,DMA_FROM_DEVICE);
1da177e4
LT		 679 dev_kfree_skb_any(skb);
680 return -ENOMEM;
681 }
682 }
683
72f4861e
SH		 684 rh = (struct rx_header *) skb->data;
685 skb_reserve(skb, RX_PKT_OFFSET);
1da177e4 686
1da177e4
LT		 687 rh->len = 0;
688 rh->flags = 0;
689
690 map->skb = skb;
753f4920 691 map->mapping = mapping;
1da177e4
LT		 692
693 if (src_map != NULL)
694 src_map->skb = NULL;
695
72f4861e 696 ctrl = (DESC_CTRL_LEN & (RX_PKT_BUF_SZ - RX_PKT_OFFSET));
1da177e4
LT		 697 if (dest_idx == (B44_RX_RING_SIZE - 1))
698 ctrl |= DESC_CTRL_EOT;
699
700 dp = &bp->rx_ring[dest_idx];
701 dp->ctrl = cpu_to_le32(ctrl);
72f4861e 702 dp->addr = cpu_to_le32((u32) mapping + RX_PKT_OFFSET + bp->dma_offset);
1da177e4 703
9f38c636 704 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920
MB		 705 b44_sync_dma_desc_for_device(bp->sdev, bp->rx_ring_dma,
706 dest_idx * sizeof(dp),
707 DMA_BIDIRECTIONAL);
9f38c636 708
1da177e4
LT		 709 return RX_PKT_BUF_SZ;
710}
711
712static void b44_recycle_rx(struct b44 *bp, int src_idx, u32 dest_idx_unmasked)
713{
714 struct dma_desc *src_desc, *dest_desc;
715 struct ring_info *src_map, *dest_map;
716 struct rx_header *rh;
717 int dest_idx;
a7bed27d 718 __le32 ctrl;
1da177e4
LT		 719
720 dest_idx = dest_idx_unmasked & (B44_RX_RING_SIZE - 1);
721 dest_desc = &bp->rx_ring[dest_idx];
722 dest_map = &bp->rx_buffers[dest_idx];
723 src_desc = &bp->rx_ring[src_idx];
724 src_map = &bp->rx_buffers[src_idx];
725
726 dest_map->skb = src_map->skb;
727 rh = (struct rx_header *) src_map->skb->data;
728 rh->len = 0;
729 rh->flags = 0;
753f4920 730 dest_map->mapping = src_map->mapping;
1da177e4 731
9f38c636 732 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920
MB		 733 b44_sync_dma_desc_for_cpu(bp->sdev, bp->rx_ring_dma,
734 src_idx * sizeof(src_desc),
735 DMA_BIDIRECTIONAL);
9f38c636 736
1da177e4
LT		 737 ctrl = src_desc->ctrl;
738 if (dest_idx == (B44_RX_RING_SIZE - 1))
739 ctrl |= cpu_to_le32(DESC_CTRL_EOT);
740 else
741 ctrl &= cpu_to_le32(~DESC_CTRL_EOT);
742
743 dest_desc->ctrl = ctrl;
744 dest_desc->addr = src_desc->addr;
9f38c636 745
1da177e4
LT		 746 src_map->skb = NULL;
747
9f38c636 748 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920
MB		 749 b44_sync_dma_desc_for_device(bp->sdev, bp->rx_ring_dma,
750 dest_idx * sizeof(dest_desc),
751 DMA_BIDIRECTIONAL);
9f38c636 752
753f4920
MB		 753 dma_sync_single_for_device(bp->sdev->dev, le32_to_cpu(src_desc->addr),
754 RX_PKT_BUF_SZ,
755 DMA_FROM_DEVICE);
1da177e4
LT		 756}
757
758static int b44_rx(struct b44 *bp, int budget)
759{
760 int received;
761 u32 cons, prod;
762
763 received = 0;
764 prod = br32(bp, B44_DMARX_STAT) & DMARX_STAT_CDMASK;
765 prod /= sizeof(struct dma_desc);
766 cons = bp->rx_cons;
767
768 while (cons != prod && budget > 0) {
769 struct ring_info *rp = &bp->rx_buffers[cons];
770 struct sk_buff *skb = rp->skb;
753f4920 771 dma_addr_t map = rp->mapping;
1da177e4
LT		 772 struct rx_header *rh;
773 u16 len;
774
753f4920 775 dma_sync_single_for_cpu(bp->sdev->dev, map,
1da177e4 776 RX_PKT_BUF_SZ,
753f4920 777 DMA_FROM_DEVICE);
1da177e4 778 rh = (struct rx_header *) skb->data;
a7bed27d 779 len = le16_to_cpu(rh->len);
72f4861e 780 if ((len > (RX_PKT_BUF_SZ - RX_PKT_OFFSET)) ||
1da177e4
LT		 781 (rh->flags & cpu_to_le16(RX_FLAG_ERRORS))) {
782 drop_it:
783 b44_recycle_rx(bp, cons, bp->rx_prod);
784 drop_it_no_recycle:
785 bp->stats.rx_dropped++;
786 goto next_pkt;
787 }
788
789 if (len == 0) {
790 int i = 0;
791
792 do {
793 udelay(2);
794 barrier();
a7bed27d 795 len = le16_to_cpu(rh->len);
1da177e4
LT		 796 } while (len == 0 && i++ < 5);
797 if (len == 0)
798 goto drop_it;
799 }
800
801 /* Omit CRC. */
802 len -= 4;
803
804 if (len > RX_COPY_THRESHOLD) {
805 int skb_size;
806 skb_size = b44_alloc_rx_skb(bp, cons, bp->rx_prod);
807 if (skb_size < 0)
808 goto drop_it;
753f4920
MB		 809 dma_unmap_single(bp->sdev->dev, map,
810 skb_size, DMA_FROM_DEVICE);
1da177e4 811 /* Leave out rx_header */
72f4861e
SH		 812 skb_put(skb, len + RX_PKT_OFFSET);
813 skb_pull(skb, RX_PKT_OFFSET);
1da177e4
LT		 814 } else {
815 struct sk_buff *copy_skb;
816
817 b44_recycle_rx(bp, cons, bp->rx_prod);
818 copy_skb = dev_alloc_skb(len + 2);
819 if (copy_skb == NULL)
820 goto drop_it_no_recycle;
821
1da177e4
LT		 822 skb_reserve(copy_skb, 2);
823 skb_put(copy_skb, len);
824 /* DMA sync done above, copy just the actual packet */
72f4861e 825 skb_copy_from_linear_data_offset(skb, RX_PKT_OFFSET,
d626f62b 826 copy_skb->data, len);
1da177e4
LT		 827 skb = copy_skb;
828 }
829 skb->ip_summed = CHECKSUM_NONE;
830 skb->protocol = eth_type_trans(skb, bp->dev);
831 netif_receive_skb(skb);
832 bp->dev->last_rx = jiffies;
833 received++;
834 budget--;
835 next_pkt:
836 bp->rx_prod = (bp->rx_prod + 1) &
837 (B44_RX_RING_SIZE - 1);
838 cons = (cons + 1) & (B44_RX_RING_SIZE - 1);
839 }
840
841 bp->rx_cons = cons;
842 bw32(bp, B44_DMARX_PTR, cons * sizeof(struct dma_desc));
843
844 return received;
845}
846
bea3348e 847static int b44_poll(struct napi_struct *napi, int budget)
1da177e4 848{
bea3348e
SH		 849 struct b44 *bp = container_of(napi, struct b44, napi);
850 struct net_device *netdev = bp->dev;
851 int work_done;
1da177e4
LT		 852
853 spin_lock_irq(&bp->lock);
854
855 if (bp->istat & (ISTAT_TX | ISTAT_TO)) {
856 /* spin_lock(&bp->tx_lock); */
857 b44_tx(bp);
858 /* spin_unlock(&bp->tx_lock); */
859 }
860 spin_unlock_irq(&bp->lock);
861
bea3348e
SH		 862 work_done = 0;
863 if (bp->istat & ISTAT_RX)
864 work_done += b44_rx(bp, budget);
1da177e4
LT		 865
866 if (bp->istat & ISTAT_ERRORS) {
d15e9c4d
FR		 867 unsigned long flags;
868
869 spin_lock_irqsave(&bp->lock, flags);
1da177e4
LT		 870 b44_halt(bp);
871 b44_init_rings(bp);
5fc7d61a 872 b44_init_hw(bp, B44_FULL_RESET_SKIP_PHY);
1da177e4 873 netif_wake_queue(bp->dev);
d15e9c4d 874 spin_unlock_irqrestore(&bp->lock, flags);
bea3348e 875 work_done = 0;
1da177e4
LT		 876 }
877
bea3348e
SH		 878 if (work_done < budget) {
879 netif_rx_complete(netdev, napi);
1da177e4
LT		 880 b44_enable_ints(bp);
881 }
882
bea3348e 883 return work_done;
1da177e4
LT		 884}
885
7d12e780 886static irqreturn_t b44_interrupt(int irq, void *dev_id)
1da177e4
LT		 887{
888 struct net_device *dev = dev_id;
889 struct b44 *bp = netdev_priv(dev);
1da177e4
LT		 890 u32 istat, imask;
891 int handled = 0;
892
65b984f2 893 spin_lock(&bp->lock);
1da177e4
LT		 894
895 istat = br32(bp, B44_ISTAT);
896 imask = br32(bp, B44_IMASK);
897
e78181fe
JB		 898 /* The interrupt mask register controls which interrupt bits
899 * will actually raise an interrupt to the CPU when set by hw/firmware,
900 * but doesn't mask off the bits.
1da177e4
LT		 901 */
902 istat &= imask;
903 if (istat) {
904 handled = 1;
ba5eec9c
FR		 905
906 if (unlikely(!netif_running(dev))) {
907 printk(KERN_INFO "%s: late interrupt.\n", dev->name);
908 goto irq_ack;
909 }
910
bea3348e 911 if (netif_rx_schedule_prep(dev, &bp->napi)) {
1da177e4
LT		 912 /* NOTE: These writes are posted by the readback of
913 * the ISTAT register below.
914 */
915 bp->istat = istat;
916 __b44_disable_ints(bp);
bea3348e 917 __netif_rx_schedule(dev, &bp->napi);
1da177e4
LT		 918 } else {
919 printk(KERN_ERR PFX "%s: Error, poll already scheduled\n",
920 dev->name);
921 }
922
ba5eec9c 923irq_ack:
1da177e4
LT		 924 bw32(bp, B44_ISTAT, istat);
925 br32(bp, B44_ISTAT);
926 }
65b984f2 927 spin_unlock(&bp->lock);
1da177e4
LT		 928 return IRQ_RETVAL(handled);
929}
930
931static void b44_tx_timeout(struct net_device *dev)
932{
933 struct b44 *bp = netdev_priv(dev);
934
935 printk(KERN_ERR PFX "%s: transmit timed out, resetting\n",
936 dev->name);
937
938 spin_lock_irq(&bp->lock);
939
940 b44_halt(bp);
941 b44_init_rings(bp);
5fc7d61a 942 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 943
944 spin_unlock_irq(&bp->lock);
945
946 b44_enable_ints(bp);
947
948 netif_wake_queue(dev);
949}
950
951static int b44_start_xmit(struct sk_buff *skb, struct net_device *dev)
952{
953 struct b44 *bp = netdev_priv(dev);
c7193693 954 int rc = NETDEV_TX_OK;
1da177e4
LT		 955 dma_addr_t mapping;
956 u32 len, entry, ctrl;
957
958 len = skb->len;
959 spin_lock_irq(&bp->lock);
960
961 /* This is a hard error, log it. */
962 if (unlikely(TX_BUFFS_AVAIL(bp) < 1)) {
963 netif_stop_queue(dev);
1da177e4
LT		 964 printk(KERN_ERR PFX "%s: BUG! Tx Ring full when queue awake!\n",
965 dev->name);
c7193693 966 goto err_out;
1da177e4
LT		 967 }
968
753f4920 969 mapping = dma_map_single(bp->sdev->dev, skb->data, len, DMA_TO_DEVICE);
97db9ee7 970 if (dma_mapping_error(mapping) || mapping + len > DMA_30BIT_MASK) {
f65a7177
SH		 971 struct sk_buff *bounce_skb;
972
1da177e4 973 /* Chip can't handle DMA to/from >1GB, use bounce buffer */
639b421b 974 if (!dma_mapping_error(mapping))
753f4920
MB		 975 dma_unmap_single(bp->sdev->dev, mapping, len,
976 DMA_TO_DEVICE);
1da177e4 977
f65a7177 978 bounce_skb = __dev_alloc_skb(len, GFP_ATOMIC | GFP_DMA);
1da177e4 979 if (!bounce_skb)
c7193693 980 goto err_out;
1da177e4 981
753f4920
MB		 982 mapping = dma_map_single(bp->sdev->dev, bounce_skb->data,
983 len, DMA_TO_DEVICE);
97db9ee7 984 if (dma_mapping_error(mapping) || mapping + len > DMA_30BIT_MASK) {
639b421b 985 if (!dma_mapping_error(mapping))
753f4920
MB		 986 dma_unmap_single(bp->sdev->dev, mapping,
987 len, DMA_TO_DEVICE);
1da177e4 988 dev_kfree_skb_any(bounce_skb);
c7193693 989 goto err_out;
1da177e4
LT		 990 }
991
f65a7177 992 skb_copy_from_linear_data(skb, skb_put(bounce_skb, len), len);
1da177e4
LT		 993 dev_kfree_skb_any(skb);
994 skb = bounce_skb;
995 }
996
997 entry = bp->tx_prod;
998 bp->tx_buffers[entry].skb = skb;
753f4920 999 bp->tx_buffers[entry].mapping = mapping;
1da177e4
LT		 1000
1001 ctrl = (len & DESC_CTRL_LEN);
1002 ctrl |= DESC_CTRL_IOC | DESC_CTRL_SOF | DESC_CTRL_EOF;
1003 if (entry == (B44_TX_RING_SIZE - 1))
1004 ctrl |= DESC_CTRL_EOT;
1005
1006 bp->tx_ring[entry].ctrl = cpu_to_le32(ctrl);
1007 bp->tx_ring[entry].addr = cpu_to_le32((u32) mapping+bp->dma_offset);
1008
9f38c636 1009 if (bp->flags & B44_FLAG_TX_RING_HACK)
753f4920
MB		 1010 b44_sync_dma_desc_for_device(bp->sdev, bp->tx_ring_dma,
1011 entry * sizeof(bp->tx_ring[0]),
1012 DMA_TO_DEVICE);
9f38c636 1013
1da177e4
LT		 1014 entry = NEXT_TX(entry);
1015
1016 bp->tx_prod = entry;
1017
1018 wmb();
1019
1020 bw32(bp, B44_DMATX_PTR, entry * sizeof(struct dma_desc));
1021 if (bp->flags & B44_FLAG_BUGGY_TXPTR)
1022 bw32(bp, B44_DMATX_PTR, entry * sizeof(struct dma_desc));
1023 if (bp->flags & B44_FLAG_REORDER_BUG)
1024 br32(bp, B44_DMATX_PTR);
1025
1026 if (TX_BUFFS_AVAIL(bp) < 1)
1027 netif_stop_queue(dev);
1028
c7193693
FR		 1029 dev->trans_start = jiffies;
1030
1031out_unlock:
1da177e4
LT		 1032 spin_unlock_irq(&bp->lock);
1033
c7193693 1034 return rc;
1da177e4 1035
c7193693
FR		 1036err_out:
1037 rc = NETDEV_TX_BUSY;
1038 goto out_unlock;
1da177e4
LT		 1039}
1040
1041static int b44_change_mtu(struct net_device *dev, int new_mtu)
1042{
1043 struct b44 *bp = netdev_priv(dev);
1044
1045 if (new_mtu < B44_MIN_MTU || new_mtu > B44_MAX_MTU)
1046 return -EINVAL;
1047
1048 if (!netif_running(dev)) {
1049 /* We'll just catch it later when the
1050 * device is up'd.
1051 */
1052 dev->mtu = new_mtu;
1053 return 0;
1054 }
1055
1056 spin_lock_irq(&bp->lock);
1057 b44_halt(bp);
1058 dev->mtu = new_mtu;
1059 b44_init_rings(bp);
5fc7d61a 1060 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 1061 spin_unlock_irq(&bp->lock);
1062
1063 b44_enable_ints(bp);
10badc21 1064
1da177e4
LT		 1065 return 0;
1066}
1067
1068/* Free up pending packets in all rx/tx rings.
1069 *
1070 * The chip has been shut down and the driver detached from
1071 * the networking, so no interrupts or new tx packets will
1072 * end up in the driver. bp->lock is not held and we are not
1073 * in an interrupt context and thus may sleep.
1074 */
1075static void b44_free_rings(struct b44 *bp)
1076{
1077 struct ring_info *rp;
1078 int i;
1079
1080 for (i = 0; i < B44_RX_RING_SIZE; i++) {
1081 rp = &bp->rx_buffers[i];
1082
1083 if (rp->skb == NULL)
1084 continue;
753f4920
MB		 1085 dma_unmap_single(bp->sdev->dev, rp->mapping, RX_PKT_BUF_SZ,
1086 DMA_FROM_DEVICE);
1da177e4
LT		 1087 dev_kfree_skb_any(rp->skb);
1088 rp->skb = NULL;
1089 }
1090
1091 /* XXX needs changes once NETIF_F_SG is set... */
1092 for (i = 0; i < B44_TX_RING_SIZE; i++) {
1093 rp = &bp->tx_buffers[i];
1094
1095 if (rp->skb == NULL)
1096 continue;
753f4920
MB		 1097 dma_unmap_single(bp->sdev->dev, rp->mapping, rp->skb->len,
1098 DMA_TO_DEVICE);
1da177e4
LT		 1099 dev_kfree_skb_any(rp->skb);
1100 rp->skb = NULL;
1101 }
1102}
1103
1104/* Initialize tx/rx rings for packet processing.
1105 *
1106 * The chip has been shut down and the driver detached from
1107 * the networking, so no interrupts or new tx packets will
874a6214 1108 * end up in the driver.
1da177e4
LT		 1109 */
1110static void b44_init_rings(struct b44 *bp)
1111{
1112 int i;
1113
1114 b44_free_rings(bp);
1115
1116 memset(bp->rx_ring, 0, B44_RX_RING_BYTES);
1117 memset(bp->tx_ring, 0, B44_TX_RING_BYTES);
1118
9f38c636 1119 if (bp->flags & B44_FLAG_RX_RING_HACK)
753f4920
MB		 1120 dma_sync_single_for_device(bp->sdev->dev, bp->rx_ring_dma,
1121 DMA_TABLE_BYTES,
1122 DMA_BIDIRECTIONAL);
9f38c636
JL		 1123
1124 if (bp->flags & B44_FLAG_TX_RING_HACK)
753f4920
MB		 1125 dma_sync_single_for_device(bp->sdev->dev, bp->tx_ring_dma,
1126 DMA_TABLE_BYTES,
1127 DMA_TO_DEVICE);
9f38c636 1128
1da177e4
LT		 1129 for (i = 0; i < bp->rx_pending; i++) {
1130 if (b44_alloc_rx_skb(bp, -1, i) < 0)
1131 break;
1132 }
1133}
1134
1135/*
1136 * Must not be invoked with interrupt sources disabled and
1137 * the hardware shutdown down.
1138 */
1139static void b44_free_consistent(struct b44 *bp)
1140{
b4558ea9
JJ		 1141 kfree(bp->rx_buffers);
1142 bp->rx_buffers = NULL;
1143 kfree(bp->tx_buffers);
1144 bp->tx_buffers = NULL;
1da177e4 1145 if (bp->rx_ring) {
9f38c636 1146 if (bp->flags & B44_FLAG_RX_RING_HACK) {
753f4920
MB		 1147 dma_unmap_single(bp->sdev->dev, bp->rx_ring_dma,
1148 DMA_TABLE_BYTES,
1149 DMA_BIDIRECTIONAL);
9f38c636
JL		 1150 kfree(bp->rx_ring);
1151 } else
753f4920 1152 dma_free_coherent(bp->sdev->dev, DMA_TABLE_BYTES,
9f38c636 1153 bp->rx_ring, bp->rx_ring_dma);
1da177e4 1154 bp->rx_ring = NULL;
9f38c636 1155 bp->flags &= ~B44_FLAG_RX_RING_HACK;
1da177e4
LT		 1156 }
1157 if (bp->tx_ring) {
9f38c636 1158 if (bp->flags & B44_FLAG_TX_RING_HACK) {
753f4920
MB		 1159 dma_unmap_single(bp->sdev->dev, bp->tx_ring_dma,
1160 DMA_TABLE_BYTES,
1161 DMA_TO_DEVICE);
9f38c636
JL		 1162 kfree(bp->tx_ring);
1163 } else
753f4920 1164 dma_free_coherent(bp->sdev->dev, DMA_TABLE_BYTES,
9f38c636 1165 bp->tx_ring, bp->tx_ring_dma);
1da177e4 1166 bp->tx_ring = NULL;
9f38c636 1167 bp->flags &= ~B44_FLAG_TX_RING_HACK;
1da177e4
LT		 1168 }
1169}
1170
1171/*
1172 * Must not be invoked with interrupt sources disabled and
1173 * the hardware shutdown down. Can sleep.
1174 */
753f4920 1175static int b44_alloc_consistent(struct b44 *bp, gfp_t gfp)
1da177e4
LT		 1176{
1177 int size;
1178
1179 size = B44_RX_RING_SIZE * sizeof(struct ring_info);
753f4920 1180 bp->rx_buffers = kzalloc(size, gfp);
1da177e4
LT		 1181 if (!bp->rx_buffers)
1182 goto out_err;
1da177e4
LT		 1183
1184 size = B44_TX_RING_SIZE * sizeof(struct ring_info);
753f4920 1185 bp->tx_buffers = kzalloc(size, gfp);
1da177e4
LT		 1186 if (!bp->tx_buffers)
1187 goto out_err;
1da177e4
LT		 1188
1189 size = DMA_TABLE_BYTES;
753f4920 1190 bp->rx_ring = dma_alloc_coherent(bp->sdev->dev, size, &bp->rx_ring_dma, gfp);
9f38c636
JL		 1191 if (!bp->rx_ring) {
1192 /* Allocation may have failed due to pci_alloc_consistent
1193 insisting on use of GFP_DMA, which is more restrictive
1194 than necessary... */
1195 struct dma_desc *rx_ring;
1196 dma_addr_t rx_ring_dma;
1197
753f4920 1198 rx_ring = kzalloc(size, gfp);
874a6214 1199 if (!rx_ring)
9f38c636
JL		 1200 goto out_err;
1201
753f4920
MB		 1202 rx_ring_dma = dma_map_single(bp->sdev->dev, rx_ring,
1203 DMA_TABLE_BYTES,
1204 DMA_BIDIRECTIONAL);
9f38c636 1205
639b421b 1206 if (dma_mapping_error(rx_ring_dma) ||
97db9ee7 1207 rx_ring_dma + size > DMA_30BIT_MASK) {
9f38c636
JL		 1208 kfree(rx_ring);
1209 goto out_err;
1210 }
1211
1212 bp->rx_ring = rx_ring;
1213 bp->rx_ring_dma = rx_ring_dma;
1214 bp->flags |= B44_FLAG_RX_RING_HACK;
1215 }
1da177e4 1216
753f4920 1217 bp->tx_ring = dma_alloc_coherent(bp->sdev->dev, size, &bp->tx_ring_dma, gfp);
9f38c636 1218 if (!bp->tx_ring) {
753f4920 1219 /* Allocation may have failed due to dma_alloc_coherent
9f38c636
JL		 1220 insisting on use of GFP_DMA, which is more restrictive
1221 than necessary... */
1222 struct dma_desc *tx_ring;
1223 dma_addr_t tx_ring_dma;
1224
753f4920 1225 tx_ring = kzalloc(size, gfp);
874a6214 1226 if (!tx_ring)
9f38c636
JL		 1227 goto out_err;
1228
753f4920
MB		 1229 tx_ring_dma = dma_map_single(bp->sdev->dev, tx_ring,
1230 DMA_TABLE_BYTES,
1231 DMA_TO_DEVICE);
9f38c636 1232
639b421b 1233 if (dma_mapping_error(tx_ring_dma) ||
97db9ee7 1234 tx_ring_dma + size > DMA_30BIT_MASK) {
9f38c636
JL		 1235 kfree(tx_ring);
1236 goto out_err;
1237 }
1238
1239 bp->tx_ring = tx_ring;
1240 bp->tx_ring_dma = tx_ring_dma;
1241 bp->flags |= B44_FLAG_TX_RING_HACK;
1242 }
1da177e4
LT		 1243
1244 return 0;
1245
1246out_err:
1247 b44_free_consistent(bp);
1248 return -ENOMEM;
1249}
1250
1251/* bp->lock is held. */
1252static void b44_clear_stats(struct b44 *bp)
1253{
1254 unsigned long reg;
1255
1256 bw32(bp, B44_MIB_CTRL, MIB_CTRL_CLR_ON_READ);
1257 for (reg = B44_TX_GOOD_O; reg <= B44_TX_PAUSE; reg += 4UL)
1258 br32(bp, reg);
1259 for (reg = B44_RX_GOOD_O; reg <= B44_RX_NPAUSE; reg += 4UL)
1260 br32(bp, reg);
1261}
1262
1263/* bp->lock is held. */
fedb0eef 1264static void b44_chip_reset(struct b44 *bp, int reset_kind)
1da177e4 1265{
753f4920
MB		 1266 struct ssb_device *sdev = bp->sdev;
1267
1268 if (ssb_device_is_enabled(bp->sdev)) {
1da177e4
LT		 1269 bw32(bp, B44_RCV_LAZY, 0);
1270 bw32(bp, B44_ENET_CTRL, ENET_CTRL_DISABLE);
40ee8c76 1271 b44_wait_bit(bp, B44_ENET_CTRL, ENET_CTRL_DISABLE, 200, 1);
1da177e4
LT		 1272 bw32(bp, B44_DMATX_CTRL, 0);
1273 bp->tx_prod = bp->tx_cons = 0;
1274 if (br32(bp, B44_DMARX_STAT) & DMARX_STAT_EMASK) {
1275 b44_wait_bit(bp, B44_DMARX_STAT, DMARX_STAT_SIDLE,
1276 100, 0);
1277 }
1278 bw32(bp, B44_DMARX_CTRL, 0);
1279 bp->rx_prod = bp->rx_cons = 0;
753f4920
MB		 1280 } else
1281 ssb_pcicore_dev_irqvecs_enable(&sdev->bus->pcicore, sdev);
1da177e4 1282
753f4920 1283 ssb_device_enable(bp->sdev, 0);
1da177e4
LT		 1284 b44_clear_stats(bp);
1285
fedb0eef
MB		 1286 /*
1287 * Don't enable PHY if we are doing a partial reset
1288 * we are probably going to power down
1289 */
1290 if (reset_kind == B44_CHIP_RESET_PARTIAL)
1291 return;
1292
753f4920
MB		 1293 switch (sdev->bus->bustype) {
1294 case SSB_BUSTYPE_SSB:
1295 bw32(bp, B44_MDIO_CTRL, (MDIO_CTRL_PREAMBLE |
1296 (((ssb_clockspeed(sdev->bus) + (B44_MDC_RATIO / 2)) / B44_MDC_RATIO)
1297 & MDIO_CTRL_MAXF_MASK)));
1298 break;
1299 case SSB_BUSTYPE_PCI:
1300 case SSB_BUSTYPE_PCMCIA:
1301 bw32(bp, B44_MDIO_CTRL, (MDIO_CTRL_PREAMBLE |
1302 (0x0d & MDIO_CTRL_MAXF_MASK)));
1303 break;
1304 }
1305
1da177e4
LT		 1306 br32(bp, B44_MDIO_CTRL);
1307
1308 if (!(br32(bp, B44_DEVCTRL) & DEVCTRL_IPP)) {
1309 bw32(bp, B44_ENET_CTRL, ENET_CTRL_EPSEL);
1310 br32(bp, B44_ENET_CTRL);
1311 bp->flags &= ~B44_FLAG_INTERNAL_PHY;
1312 } else {
1313 u32 val = br32(bp, B44_DEVCTRL);
1314
1315 if (val & DEVCTRL_EPR) {
1316 bw32(bp, B44_DEVCTRL, (val & ~DEVCTRL_EPR));
1317 br32(bp, B44_DEVCTRL);
1318 udelay(100);
1319 }
1320 bp->flags |= B44_FLAG_INTERNAL_PHY;
1321 }
1322}
1323
1324/* bp->lock is held. */
1325static void b44_halt(struct b44 *bp)
1326{
1327 b44_disable_ints(bp);
fedb0eef
MB		 1328 /* reset PHY */
1329 b44_phy_reset(bp);
1330 /* power down PHY */
1331 printk(KERN_INFO PFX "%s: powering down PHY\n", bp->dev->name);
1332 bw32(bp, B44_MAC_CTRL, MAC_CTRL_PHY_PDOWN);
1333 /* now reset the chip, but without enabling the MAC&PHY
1334 * part of it. This has to be done _after_ we shut down the PHY */
1335 b44_chip_reset(bp, B44_CHIP_RESET_PARTIAL);
1da177e4
LT		 1336}
1337
1338/* bp->lock is held. */
1339static void __b44_set_mac_addr(struct b44 *bp)
1340{
1341 bw32(bp, B44_CAM_CTRL, 0);
1342 if (!(bp->dev->flags & IFF_PROMISC)) {
1343 u32 val;
1344
1345 __b44_cam_write(bp, bp->dev->dev_addr, 0);
1346 val = br32(bp, B44_CAM_CTRL);
1347 bw32(bp, B44_CAM_CTRL, val | CAM_CTRL_ENABLE);
1348 }
1349}
1350
1351static int b44_set_mac_addr(struct net_device *dev, void *p)
1352{
1353 struct b44 *bp = netdev_priv(dev);
1354 struct sockaddr *addr = p;
753f4920 1355 u32 val;
1da177e4
LT		 1356
1357 if (netif_running(dev))
1358 return -EBUSY;
1359
391fc09a
GZ		 1360 if (!is_valid_ether_addr(addr->sa_data))
1361 return -EINVAL;
1362
1da177e4
LT		 1363 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
1364
1365 spin_lock_irq(&bp->lock);
753f4920
MB		 1366
1367 val = br32(bp, B44_RXCONFIG);
1368 if (!(val & RXCONFIG_CAM_ABSENT))
1369 __b44_set_mac_addr(bp);
1370
1da177e4
LT		 1371 spin_unlock_irq(&bp->lock);
1372
1373 return 0;
1374}
1375
1376/* Called at device open time to get the chip ready for
1377 * packet processing. Invoked with bp->lock held.
1378 */
1379static void __b44_set_rx_mode(struct net_device *);
5fc7d61a 1380static void b44_init_hw(struct b44 *bp, int reset_kind)
1da177e4
LT		 1381{
1382 u32 val;
1383
fedb0eef 1384 b44_chip_reset(bp, B44_CHIP_RESET_FULL);
5fc7d61a 1385 if (reset_kind == B44_FULL_RESET) {
00e8b3aa
GZ		 1386 b44_phy_reset(bp);
1387 b44_setup_phy(bp);
1388 }
1da177e4
LT		 1389
1390 /* Enable CRC32, set proper LED modes and power on PHY */
1391 bw32(bp, B44_MAC_CTRL, MAC_CTRL_CRC32_ENAB | MAC_CTRL_PHY_LEDCTRL);
1392 bw32(bp, B44_RCV_LAZY, (1 << RCV_LAZY_FC_SHIFT));
1393
1394 /* This sets the MAC address too. */
1395 __b44_set_rx_mode(bp->dev);
1396
1397 /* MTU + eth header + possible VLAN tag + struct rx_header */
1398 bw32(bp, B44_RXMAXLEN, bp->dev->mtu + ETH_HLEN + 8 + RX_HEADER_LEN);
1399 bw32(bp, B44_TXMAXLEN, bp->dev->mtu + ETH_HLEN + 8 + RX_HEADER_LEN);
1400
1401 bw32(bp, B44_TX_WMARK, 56); /* XXX magic */
5fc7d61a
MC		 1402 if (reset_kind == B44_PARTIAL_RESET) {
1403 bw32(bp, B44_DMARX_CTRL, (DMARX_CTRL_ENABLE |
72f4861e 1404 (RX_PKT_OFFSET << DMARX_CTRL_ROSHIFT)));
5fc7d61a 1405 } else {
00e8b3aa
GZ		 1406 bw32(bp, B44_DMATX_CTRL, DMATX_CTRL_ENABLE);
1407 bw32(bp, B44_DMATX_ADDR, bp->tx_ring_dma + bp->dma_offset);
1408 bw32(bp, B44_DMARX_CTRL, (DMARX_CTRL_ENABLE |
72f4861e 1409 (RX_PKT_OFFSET << DMARX_CTRL_ROSHIFT)));
00e8b3aa 1410 bw32(bp, B44_DMARX_ADDR, bp->rx_ring_dma + bp->dma_offset);
1da177e4 1411
00e8b3aa
GZ		 1412 bw32(bp, B44_DMARX_PTR, bp->rx_pending);
1413 bp->rx_prod = bp->rx_pending;
1da177e4 1414
00e8b3aa 1415 bw32(bp, B44_MIB_CTRL, MIB_CTRL_CLR_ON_READ);
00e8b3aa 1416 }
1da177e4
LT		 1417
1418 val = br32(bp, B44_ENET_CTRL);
1419 bw32(bp, B44_ENET_CTRL, (val | ENET_CTRL_ENABLE));
1420}
1421
1422static int b44_open(struct net_device *dev)
1423{
1424 struct b44 *bp = netdev_priv(dev);
1425 int err;
1426
753f4920 1427 err = b44_alloc_consistent(bp, GFP_KERNEL);
1da177e4 1428 if (err)
6c2f4267 1429 goto out;
1da177e4 1430
bea3348e
SH		 1431 napi_enable(&bp->napi);
1432
1da177e4 1433 b44_init_rings(bp);
5fc7d61a 1434 b44_init_hw(bp, B44_FULL_RESET);
1da177e4 1435
e254e9bf
JL		 1436 b44_check_phy(bp);
1437
1fb9df5d 1438 err = request_irq(dev->irq, b44_interrupt, IRQF_SHARED, dev->name, dev);
6c2f4267 1439 if (unlikely(err < 0)) {
bea3348e 1440 napi_disable(&bp->napi);
fedb0eef 1441 b44_chip_reset(bp, B44_CHIP_RESET_PARTIAL);
6c2f4267
FR		 1442 b44_free_rings(bp);
1443 b44_free_consistent(bp);
1444 goto out;
1445 }
1da177e4
LT		 1446
1447 init_timer(&bp->timer);
1448 bp->timer.expires = jiffies + HZ;
1449 bp->timer.data = (unsigned long) bp;
1450 bp->timer.function = b44_timer;
1451 add_timer(&bp->timer);
1452
1453 b44_enable_ints(bp);
d9e2d185 1454 netif_start_queue(dev);
6c2f4267 1455out:
1da177e4
LT		 1456 return err;
1457}
1458
1da177e4
LT		 1459#ifdef CONFIG_NET_POLL_CONTROLLER
1460/*
1461 * Polling receive - used by netconsole and other diagnostic tools
1462 * to allow network i/o with interrupts disabled.
1463 */
1464static void b44_poll_controller(struct net_device *dev)
1465{
1466 disable_irq(dev->irq);
7d12e780 1467 b44_interrupt(dev->irq, dev);
1da177e4
LT		 1468 enable_irq(dev->irq);
1469}
1470#endif
1471
725ad800
GZ		 1472static void bwfilter_table(struct b44 *bp, u8 *pp, u32 bytes, u32 table_offset)
1473{
1474 u32 i;
1475 u32 *pattern = (u32 *) pp;
1476
1477 for (i = 0; i < bytes; i += sizeof(u32)) {
1478 bw32(bp, B44_FILT_ADDR, table_offset + i);
1479 bw32(bp, B44_FILT_DATA, pattern[i / sizeof(u32)]);
1480 }
1481}
1482
1483static int b44_magic_pattern(u8 *macaddr, u8 *ppattern, u8 *pmask, int offset)
1484{
1485 int magicsync = 6;
1486 int k, j, len = offset;
1487 int ethaddr_bytes = ETH_ALEN;
1488
1489 memset(ppattern + offset, 0xff, magicsync);
1490 for (j = 0; j < magicsync; j++)
1491 set_bit(len++, (unsigned long *) pmask);
1492
1493 for (j = 0; j < B44_MAX_PATTERNS; j++) {
1494 if ((B44_PATTERN_SIZE - len) >= ETH_ALEN)
1495 ethaddr_bytes = ETH_ALEN;
1496 else
1497 ethaddr_bytes = B44_PATTERN_SIZE - len;
1498 if (ethaddr_bytes <=0)
1499 break;
1500 for (k = 0; k< ethaddr_bytes; k++) {
1501 ppattern[offset + magicsync +
1502 (j * ETH_ALEN) + k] = macaddr[k];
1503 len++;
1504 set_bit(len, (unsigned long *) pmask);
1505 }
1506 }
1507 return len - 1;
1508}
1509
1510/* Setup magic packet patterns in the b44 WOL
1511 * pattern matching filter.
1512 */
1513static void b44_setup_pseudo_magicp(struct b44 *bp)
1514{
1515
1516 u32 val;
1517 int plen0, plen1, plen2;
1518 u8 *pwol_pattern;
1519 u8 pwol_mask[B44_PMASK_SIZE];
1520
dd00cc48 1521 pwol_pattern = kzalloc(B44_PATTERN_SIZE, GFP_KERNEL);
725ad800
GZ		 1522 if (!pwol_pattern) {
1523 printk(KERN_ERR PFX "Memory not available for WOL\n");
1524 return;
1525 }
1526
1527 /* Ipv4 magic packet pattern - pattern 0.*/
725ad800
GZ		 1528 memset(pwol_mask, 0, B44_PMASK_SIZE);
1529 plen0 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask,
1530 B44_ETHIPV4UDP_HLEN);
1531
1532 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE, B44_PATTERN_BASE);
1533 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE, B44_PMASK_BASE);
1534
1535 /* Raw ethernet II magic packet pattern - pattern 1 */
1536 memset(pwol_pattern, 0, B44_PATTERN_SIZE);
1537 memset(pwol_mask, 0, B44_PMASK_SIZE);
1538 plen1 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask,
1539 ETH_HLEN);
1540
1541 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE,
1542 B44_PATTERN_BASE + B44_PATTERN_SIZE);
1543 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE,
1544 B44_PMASK_BASE + B44_PMASK_SIZE);
1545
1546 /* Ipv6 magic packet pattern - pattern 2 */
1547 memset(pwol_pattern, 0, B44_PATTERN_SIZE);
1548 memset(pwol_mask, 0, B44_PMASK_SIZE);
1549 plen2 = b44_magic_pattern(bp->dev->dev_addr, pwol_pattern, pwol_mask,
1550 B44_ETHIPV6UDP_HLEN);
1551
1552 bwfilter_table(bp, pwol_pattern, B44_PATTERN_SIZE,
1553 B44_PATTERN_BASE + B44_PATTERN_SIZE + B44_PATTERN_SIZE);
1554 bwfilter_table(bp, pwol_mask, B44_PMASK_SIZE,
1555 B44_PMASK_BASE + B44_PMASK_SIZE + B44_PMASK_SIZE);
1556
1557 kfree(pwol_pattern);
1558
1559 /* set these pattern's lengths: one less than each real length */
1560 val = plen0 | (plen1 << 8) | (plen2 << 16) | WKUP_LEN_ENABLE_THREE;
1561 bw32(bp, B44_WKUP_LEN, val);
1562
1563 /* enable wakeup pattern matching */
1564 val = br32(bp, B44_DEVCTRL);
1565 bw32(bp, B44_DEVCTRL, val | DEVCTRL_PFE);
1566
1567}
52cafd96 1568
753f4920
MB		 1569#ifdef CONFIG_B44_PCI
1570static void b44_setup_wol_pci(struct b44 *bp)
1571{
1572 u16 val;
1573
1574 if (bp->sdev->bus->bustype != SSB_BUSTYPE_SSB) {
1575 bw32(bp, SSB_TMSLOW, br32(bp, SSB_TMSLOW) | SSB_TMSLOW_PE);
1576 pci_read_config_word(bp->sdev->bus->host_pci, SSB_PMCSR, &val);
1577 pci_write_config_word(bp->sdev->bus->host_pci, SSB_PMCSR, val | SSB_PE);
1578 }
1579}
1580#else
1581static inline void b44_setup_wol_pci(struct b44 *bp) { }
1582#endif /* CONFIG_B44_PCI */
1583
52cafd96
GZ		 1584static void b44_setup_wol(struct b44 *bp)
1585{
1586 u32 val;
52cafd96
GZ		 1587
1588 bw32(bp, B44_RXCONFIG, RXCONFIG_ALLMULTI);
1589
1590 if (bp->flags & B44_FLAG_B0_ANDLATER) {
1591
1592 bw32(bp, B44_WKUP_LEN, WKUP_LEN_DISABLE);
1593
1594 val = bp->dev->dev_addr[2] << 24 |
1595 bp->dev->dev_addr[3] << 16 |
1596 bp->dev->dev_addr[4] << 8 |
1597 bp->dev->dev_addr[5];
1598 bw32(bp, B44_ADDR_LO, val);
1599
1600 val = bp->dev->dev_addr[0] << 8 |
1601 bp->dev->dev_addr[1];
1602 bw32(bp, B44_ADDR_HI, val);
1603
1604 val = br32(bp, B44_DEVCTRL);
1605 bw32(bp, B44_DEVCTRL, val | DEVCTRL_MPM | DEVCTRL_PFE);
1606
725ad800
GZ		 1607 } else {
1608 b44_setup_pseudo_magicp(bp);
1609 }
753f4920 1610 b44_setup_wol_pci(bp);
52cafd96
GZ		 1611}
1612
1da177e4
LT		 1613static int b44_close(struct net_device *dev)
1614{
1615 struct b44 *bp = netdev_priv(dev);
1616
1617 netif_stop_queue(dev);
1618
bea3348e 1619 napi_disable(&bp->napi);
ba5eec9c 1620
1da177e4
LT		 1621 del_timer_sync(&bp->timer);
1622
1623 spin_lock_irq(&bp->lock);
1624
1da177e4
LT		 1625 b44_halt(bp);
1626 b44_free_rings(bp);
c35ca399 1627 netif_carrier_off(dev);
1da177e4
LT		 1628
1629 spin_unlock_irq(&bp->lock);
1630
1631 free_irq(dev->irq, dev);
1632
52cafd96 1633 if (bp->flags & B44_FLAG_WOL_ENABLE) {
5fc7d61a 1634 b44_init_hw(bp, B44_PARTIAL_RESET);
52cafd96
GZ		 1635 b44_setup_wol(bp);
1636 }
1637
1da177e4
LT		 1638 b44_free_consistent(bp);
1639
1640 return 0;
1641}
1642
1643static struct net_device_stats *b44_get_stats(struct net_device *dev)
1644{
1645 struct b44 *bp = netdev_priv(dev);
1646 struct net_device_stats *nstat = &bp->stats;
1647 struct b44_hw_stats *hwstat = &bp->hw_stats;
1648
1649 /* Convert HW stats into netdevice stats. */
1650 nstat->rx_packets = hwstat->rx_pkts;
1651 nstat->tx_packets = hwstat->tx_pkts;
1652 nstat->rx_bytes = hwstat->rx_octets;
1653 nstat->tx_bytes = hwstat->tx_octets;
1654 nstat->tx_errors = (hwstat->tx_jabber_pkts +
1655 hwstat->tx_oversize_pkts +
1656 hwstat->tx_underruns +
1657 hwstat->tx_excessive_cols +
1658 hwstat->tx_late_cols);
1659 nstat->multicast = hwstat->tx_multicast_pkts;
1660 nstat->collisions = hwstat->tx_total_cols;
1661
1662 nstat->rx_length_errors = (hwstat->rx_oversize_pkts +
1663 hwstat->rx_undersize);
1664 nstat->rx_over_errors = hwstat->rx_missed_pkts;
1665 nstat->rx_frame_errors = hwstat->rx_align_errs;
1666 nstat->rx_crc_errors = hwstat->rx_crc_errs;
1667 nstat->rx_errors = (hwstat->rx_jabber_pkts +
1668 hwstat->rx_oversize_pkts +
1669 hwstat->rx_missed_pkts +
1670 hwstat->rx_crc_align_errs +
1671 hwstat->rx_undersize +
1672 hwstat->rx_crc_errs +
1673 hwstat->rx_align_errs +
1674 hwstat->rx_symbol_errs);
1675
1676 nstat->tx_aborted_errors = hwstat->tx_underruns;
1677#if 0
1678 /* Carrier lost counter seems to be broken for some devices */
1679 nstat->tx_carrier_errors = hwstat->tx_carrier_lost;
1680#endif
1681
1682 return nstat;
1683}
1684
1685static int __b44_load_mcast(struct b44 *bp, struct net_device *dev)
1686{
1687 struct dev_mc_list *mclist;
1688 int i, num_ents;
1689
1690 num_ents = min_t(int, dev->mc_count, B44_MCAST_TABLE_SIZE);
1691 mclist = dev->mc_list;
1692 for (i = 0; mclist && i < num_ents; i++, mclist = mclist->next) {
1693 __b44_cam_write(bp, mclist->dmi_addr, i + 1);
1694 }
1695 return i+1;
1696}
1697
1698static void __b44_set_rx_mode(struct net_device *dev)
1699{
1700 struct b44 *bp = netdev_priv(dev);
1701 u32 val;
1da177e4
LT		 1702
1703 val = br32(bp, B44_RXCONFIG);
1704 val &= ~(RXCONFIG_PROMISC | RXCONFIG_ALLMULTI);
753f4920 1705 if ((dev->flags & IFF_PROMISC) || (val & RXCONFIG_CAM_ABSENT)) {
1da177e4
LT		 1706 val |= RXCONFIG_PROMISC;
1707 bw32(bp, B44_RXCONFIG, val);
1708 } else {
874a6214 1709 unsigned char zero[6] = {0, 0, 0, 0, 0, 0};
cda22aa9 1710 int i = 1;
874a6214 1711
1da177e4
LT		 1712 __b44_set_mac_addr(bp);
1713
2f614fe0
JG		 1714 if ((dev->flags & IFF_ALLMULTI) ||
1715 (dev->mc_count > B44_MCAST_TABLE_SIZE))
1da177e4
LT		 1716 val |= RXCONFIG_ALLMULTI;
1717 else
874a6214 1718 i = __b44_load_mcast(bp, dev);
10badc21 1719
2f614fe0 1720 for (; i < 64; i++)
10badc21 1721 __b44_cam_write(bp, zero, i);
2f614fe0 1722
1da177e4
LT		 1723 bw32(bp, B44_RXCONFIG, val);
1724 val = br32(bp, B44_CAM_CTRL);
1725 bw32(bp, B44_CAM_CTRL, val | CAM_CTRL_ENABLE);
1726 }
1727}
1728
1729static void b44_set_rx_mode(struct net_device *dev)
1730{
1731 struct b44 *bp = netdev_priv(dev);
1732
1733 spin_lock_irq(&bp->lock);
1734 __b44_set_rx_mode(dev);
1735 spin_unlock_irq(&bp->lock);
1736}
1737
1738static u32 b44_get_msglevel(struct net_device *dev)
1739{
1740 struct b44 *bp = netdev_priv(dev);
1741 return bp->msg_enable;
1742}
1743
1744static void b44_set_msglevel(struct net_device *dev, u32 value)
1745{
1746 struct b44 *bp = netdev_priv(dev);
1747 bp->msg_enable = value;
1748}
1749
1750static void b44_get_drvinfo (struct net_device *dev, struct ethtool_drvinfo *info)
1751{
1752 struct b44 *bp = netdev_priv(dev);
753f4920 1753 struct ssb_bus *bus = bp->sdev->bus;
1da177e4 1754
753f4920
MB		 1755 strncpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver));
1756 strncpy(info->version, DRV_MODULE_VERSION, sizeof(info->driver));
1757 switch (bus->bustype) {
1758 case SSB_BUSTYPE_PCI:
1759 strncpy(info->bus_info, pci_name(bus->host_pci), sizeof(info->bus_info));
1760 break;
1761 case SSB_BUSTYPE_PCMCIA:
1762 case SSB_BUSTYPE_SSB:
1763 strncpy(info->bus_info, "SSB", sizeof(info->bus_info));
1764 break;
1765 }
1da177e4
LT		 1766}
1767
1768static int b44_nway_reset(struct net_device *dev)
1769{
1770 struct b44 *bp = netdev_priv(dev);
1771 u32 bmcr;
1772 int r;
1773
1774 spin_lock_irq(&bp->lock);
1775 b44_readphy(bp, MII_BMCR, &bmcr);
1776 b44_readphy(bp, MII_BMCR, &bmcr);
1777 r = -EINVAL;
1778 if (bmcr & BMCR_ANENABLE) {
1779 b44_writephy(bp, MII_BMCR,
1780 bmcr | BMCR_ANRESTART);
1781 r = 0;
1782 }
1783 spin_unlock_irq(&bp->lock);
1784
1785 return r;
1786}
1787
1788static int b44_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1789{
1790 struct b44 *bp = netdev_priv(dev);
1791
1da177e4
LT		 1792 cmd->supported = (SUPPORTED_Autoneg);
1793 cmd->supported |= (SUPPORTED_100baseT_Half |
1794 SUPPORTED_100baseT_Full |
1795 SUPPORTED_10baseT_Half |
1796 SUPPORTED_10baseT_Full |
1797 SUPPORTED_MII);
1798
1799 cmd->advertising = 0;
1800 if (bp->flags & B44_FLAG_ADV_10HALF)
adf6e000 1801 cmd->advertising |= ADVERTISED_10baseT_Half;
1da177e4 1802 if (bp->flags & B44_FLAG_ADV_10FULL)
adf6e000 1803 cmd->advertising |= ADVERTISED_10baseT_Full;
1da177e4 1804 if (bp->flags & B44_FLAG_ADV_100HALF)
adf6e000 1805 cmd->advertising |= ADVERTISED_100baseT_Half;
1da177e4 1806 if (bp->flags & B44_FLAG_ADV_100FULL)
adf6e000
MW		 1807 cmd->advertising |= ADVERTISED_100baseT_Full;
1808 cmd->advertising |= ADVERTISED_Pause | ADVERTISED_Asym_Pause;
1da177e4
LT		 1809 cmd->speed = (bp->flags & B44_FLAG_100_BASE_T) ?
1810 SPEED_100 : SPEED_10;
1811 cmd->duplex = (bp->flags & B44_FLAG_FULL_DUPLEX) ?
1812 DUPLEX_FULL : DUPLEX_HALF;
1813 cmd->port = 0;
1814 cmd->phy_address = bp->phy_addr;
1815 cmd->transceiver = (bp->flags & B44_FLAG_INTERNAL_PHY) ?
1816 XCVR_INTERNAL : XCVR_EXTERNAL;
1817 cmd->autoneg = (bp->flags & B44_FLAG_FORCE_LINK) ?
1818 AUTONEG_DISABLE : AUTONEG_ENABLE;
47b9c3b1
GZ		 1819 if (cmd->autoneg == AUTONEG_ENABLE)
1820 cmd->advertising |= ADVERTISED_Autoneg;
1821 if (!netif_running(dev)){
1822 cmd->speed = 0;
1823 cmd->duplex = 0xff;
1824 }
1da177e4
LT		 1825 cmd->maxtxpkt = 0;
1826 cmd->maxrxpkt = 0;
1827 return 0;
1828}
1829
1830static int b44_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1831{
1832 struct b44 *bp = netdev_priv(dev);
1833
1da177e4
LT		 1834 /* We do not support gigabit. */
1835 if (cmd->autoneg == AUTONEG_ENABLE) {
1836 if (cmd->advertising &
1837 (ADVERTISED_1000baseT_Half |
1838 ADVERTISED_1000baseT_Full))
1839 return -EINVAL;
1840 } else if ((cmd->speed != SPEED_100 &&
1841 cmd->speed != SPEED_10) ||
1842 (cmd->duplex != DUPLEX_HALF &&
1843 cmd->duplex != DUPLEX_FULL)) {
1844 return -EINVAL;
1845 }
1846
1847 spin_lock_irq(&bp->lock);
1848
1849 if (cmd->autoneg == AUTONEG_ENABLE) {
47b9c3b1
GZ		 1850 bp->flags &= ~(B44_FLAG_FORCE_LINK |
1851 B44_FLAG_100_BASE_T |
1852 B44_FLAG_FULL_DUPLEX |
1853 B44_FLAG_ADV_10HALF |
1da177e4
LT		 1854 B44_FLAG_ADV_10FULL |
1855 B44_FLAG_ADV_100HALF |
1856 B44_FLAG_ADV_100FULL);
47b9c3b1
GZ		 1857 if (cmd->advertising == 0) {
1858 bp->flags |= (B44_FLAG_ADV_10HALF |
1859 B44_FLAG_ADV_10FULL |
1860 B44_FLAG_ADV_100HALF |
1861 B44_FLAG_ADV_100FULL);
1862 } else {
1863 if (cmd->advertising & ADVERTISED_10baseT_Half)
1864 bp->flags |= B44_FLAG_ADV_10HALF;
1865 if (cmd->advertising & ADVERTISED_10baseT_Full)
1866 bp->flags |= B44_FLAG_ADV_10FULL;
1867 if (cmd->advertising & ADVERTISED_100baseT_Half)
1868 bp->flags |= B44_FLAG_ADV_100HALF;
1869 if (cmd->advertising & ADVERTISED_100baseT_Full)
1870 bp->flags |= B44_FLAG_ADV_100FULL;
1871 }
1da177e4
LT		 1872 } else {
1873 bp->flags |= B44_FLAG_FORCE_LINK;
47b9c3b1 1874 bp->flags &= ~(B44_FLAG_100_BASE_T | B44_FLAG_FULL_DUPLEX);
1da177e4
LT		 1875 if (cmd->speed == SPEED_100)
1876 bp->flags |= B44_FLAG_100_BASE_T;
1877 if (cmd->duplex == DUPLEX_FULL)
1878 bp->flags |= B44_FLAG_FULL_DUPLEX;
1879 }
1880
47b9c3b1
GZ		 1881 if (netif_running(dev))
1882 b44_setup_phy(bp);
1da177e4
LT		 1883
1884 spin_unlock_irq(&bp->lock);
1885
1886 return 0;
1887}
1888
1889static void b44_get_ringparam(struct net_device *dev,
1890 struct ethtool_ringparam *ering)
1891{
1892 struct b44 *bp = netdev_priv(dev);
1893
1894 ering->rx_max_pending = B44_RX_RING_SIZE - 1;
1895 ering->rx_pending = bp->rx_pending;
1896
1897 /* XXX ethtool lacks a tx_max_pending, oops... */
1898}
1899
1900static int b44_set_ringparam(struct net_device *dev,
1901 struct ethtool_ringparam *ering)
1902{
1903 struct b44 *bp = netdev_priv(dev);
1904
1905 if ((ering->rx_pending > B44_RX_RING_SIZE - 1) ||
1906 (ering->rx_mini_pending != 0) ||
1907 (ering->rx_jumbo_pending != 0) ||
1908 (ering->tx_pending > B44_TX_RING_SIZE - 1))
1909 return -EINVAL;
1910
1911 spin_lock_irq(&bp->lock);
1912
1913 bp->rx_pending = ering->rx_pending;
1914 bp->tx_pending = ering->tx_pending;
1915
1916 b44_halt(bp);
1917 b44_init_rings(bp);
5fc7d61a 1918 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 1919 netif_wake_queue(bp->dev);
1920 spin_unlock_irq(&bp->lock);
1921
1922 b44_enable_ints(bp);
10badc21 1923
1da177e4
LT		 1924 return 0;
1925}
1926
1927static void b44_get_pauseparam(struct net_device *dev,
1928 struct ethtool_pauseparam *epause)
1929{
1930 struct b44 *bp = netdev_priv(dev);
1931
1932 epause->autoneg =
1933 (bp->flags & B44_FLAG_PAUSE_AUTO) != 0;
1934 epause->rx_pause =
1935 (bp->flags & B44_FLAG_RX_PAUSE) != 0;
1936 epause->tx_pause =
1937 (bp->flags & B44_FLAG_TX_PAUSE) != 0;
1938}
1939
1940static int b44_set_pauseparam(struct net_device *dev,
1941 struct ethtool_pauseparam *epause)
1942{
1943 struct b44 *bp = netdev_priv(dev);
1944
1945 spin_lock_irq(&bp->lock);
1946 if (epause->autoneg)
1947 bp->flags |= B44_FLAG_PAUSE_AUTO;
1948 else
1949 bp->flags &= ~B44_FLAG_PAUSE_AUTO;
1950 if (epause->rx_pause)
1951 bp->flags |= B44_FLAG_RX_PAUSE;
1952 else
1953 bp->flags &= ~B44_FLAG_RX_PAUSE;
1954 if (epause->tx_pause)
1955 bp->flags |= B44_FLAG_TX_PAUSE;
1956 else
1957 bp->flags &= ~B44_FLAG_TX_PAUSE;
1958 if (bp->flags & B44_FLAG_PAUSE_AUTO) {
1959 b44_halt(bp);
1960 b44_init_rings(bp);
5fc7d61a 1961 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 1962 } else {
1963 __b44_set_flow_ctrl(bp, bp->flags);
1964 }
1965 spin_unlock_irq(&bp->lock);
1966
1967 b44_enable_ints(bp);
10badc21 1968
1da177e4
LT		 1969 return 0;
1970}
1971
3353930d
FR		 1972static void b44_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1973{
1974 switch(stringset) {
1975 case ETH_SS_STATS:
1976 memcpy(data, *b44_gstrings, sizeof(b44_gstrings));
1977 break;
1978 }
1979}
1980
b9f2c044 1981static int b44_get_sset_count(struct net_device *dev, int sset)
3353930d 1982{
b9f2c044
JG		 1983 switch (sset) {
1984 case ETH_SS_STATS:
1985 return ARRAY_SIZE(b44_gstrings);
1986 default:
1987 return -EOPNOTSUPP;
1988 }
3353930d
FR		 1989}
1990
1991static void b44_get_ethtool_stats(struct net_device *dev,
1992 struct ethtool_stats *stats, u64 *data)
1993{
1994 struct b44 *bp = netdev_priv(dev);
1995 u32 *val = &bp->hw_stats.tx_good_octets;
1996 u32 i;
1997
1998 spin_lock_irq(&bp->lock);
1999
2000 b44_stats_update(bp);
2001
2002 for (i = 0; i < ARRAY_SIZE(b44_gstrings); i++)
2003 *data++ = *val++;
2004
2005 spin_unlock_irq(&bp->lock);
2006}
2007
52cafd96
GZ		 2008static void b44_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2009{
2010 struct b44 *bp = netdev_priv(dev);
2011
2012 wol->supported = WAKE_MAGIC;
2013 if (bp->flags & B44_FLAG_WOL_ENABLE)
2014 wol->wolopts = WAKE_MAGIC;
2015 else
2016 wol->wolopts = 0;
2017 memset(&wol->sopass, 0, sizeof(wol->sopass));
2018}
2019
2020static int b44_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2021{
2022 struct b44 *bp = netdev_priv(dev);
2023
2024 spin_lock_irq(&bp->lock);
2025 if (wol->wolopts & WAKE_MAGIC)
2026 bp->flags |= B44_FLAG_WOL_ENABLE;
2027 else
2028 bp->flags &= ~B44_FLAG_WOL_ENABLE;
2029 spin_unlock_irq(&bp->lock);
2030
2031 return 0;
2032}
2033
7282d491 2034static const struct ethtool_ops b44_ethtool_ops = {
1da177e4
LT		 2035 .get_drvinfo = b44_get_drvinfo,
2036 .get_settings = b44_get_settings,
2037 .set_settings = b44_set_settings,
2038 .nway_reset = b44_nway_reset,
2039 .get_link = ethtool_op_get_link,
52cafd96
GZ		 2040 .get_wol = b44_get_wol,
2041 .set_wol = b44_set_wol,
1da177e4
LT		 2042 .get_ringparam = b44_get_ringparam,
2043 .set_ringparam = b44_set_ringparam,
2044 .get_pauseparam = b44_get_pauseparam,
2045 .set_pauseparam = b44_set_pauseparam,
2046 .get_msglevel = b44_get_msglevel,
2047 .set_msglevel = b44_set_msglevel,
3353930d 2048 .get_strings = b44_get_strings,
b9f2c044 2049 .get_sset_count = b44_get_sset_count,
3353930d 2050 .get_ethtool_stats = b44_get_ethtool_stats,
1da177e4
LT		 2051};
2052
2053static int b44_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2054{
2055 struct mii_ioctl_data *data = if_mii(ifr);
2056 struct b44 *bp = netdev_priv(dev);
3410572d
FR		 2057 int err = -EINVAL;
2058
2059 if (!netif_running(dev))
2060 goto out;
1da177e4
LT		 2061
2062 spin_lock_irq(&bp->lock);
2063 err = generic_mii_ioctl(&bp->mii_if, data, cmd, NULL);
2064 spin_unlock_irq(&bp->lock);
3410572d 2065out:
1da177e4
LT		 2066 return err;
2067}
2068
1da177e4
LT		 2069static int __devinit b44_get_invariants(struct b44 *bp)
2070{
753f4920
MB		 2071 struct ssb_device *sdev = bp->sdev;
2072 int err = 0;
2073 u8 *addr;
1da177e4 2074
753f4920 2075 bp->dma_offset = ssb_dma_translation(sdev);
1da177e4 2076
753f4920
MB		 2077 if (sdev->bus->bustype == SSB_BUSTYPE_SSB &&
2078 instance > 1) {
458414b2
LF		 2079 addr = sdev->bus->sprom.et1mac;
2080 bp->phy_addr = sdev->bus->sprom.et1phyaddr;
753f4920 2081 } else {
458414b2
LF		 2082 addr = sdev->bus->sprom.et0mac;
2083 bp->phy_addr = sdev->bus->sprom.et0phyaddr;
753f4920
MB		 2084 }
2085 memcpy(bp->dev->dev_addr, addr, 6);
391fc09a
GZ		 2086
2087 if (!is_valid_ether_addr(&bp->dev->dev_addr[0])){
2088 printk(KERN_ERR PFX "Invalid MAC address found in EEPROM\n");
2089 return -EINVAL;
2090 }
2091
2160de53 2092 memcpy(bp->dev->perm_addr, bp->dev->dev_addr, bp->dev->addr_len);
1da177e4 2093
1da177e4
LT		 2094 bp->imask = IMASK_DEF;
2095
10badc21 2096 /* XXX - really required?
1da177e4 2097 bp->flags |= B44_FLAG_BUGGY_TXPTR;
753f4920 2098 */
52cafd96 2099
753f4920
MB		 2100 if (bp->sdev->id.revision >= 7)
2101 bp->flags |= B44_FLAG_B0_ANDLATER;
52cafd96 2102
1da177e4
LT		 2103 return err;
2104}
2105
753f4920
MB		 2106static int __devinit b44_init_one(struct ssb_device *sdev,
2107 const struct ssb_device_id *ent)
1da177e4
LT		 2108{
2109 static int b44_version_printed = 0;
1da177e4
LT		 2110 struct net_device *dev;
2111 struct b44 *bp;
0795af57
JP		 2112 int err;
2113 DECLARE_MAC_BUF(mac);
1da177e4 2114
753f4920
MB		 2115 instance++;
2116
1da177e4
LT		 2117 if (b44_version_printed++ == 0)
2118 printk(KERN_INFO "%s", version);
2119
1da177e4
LT		 2120
2121 dev = alloc_etherdev(sizeof(*bp));
2122 if (!dev) {
753f4920 2123 dev_err(sdev->dev, "Etherdev alloc failed, aborting.\n");
1da177e4 2124 err = -ENOMEM;
753f4920 2125 goto out;
1da177e4
LT		 2126 }
2127
753f4920 2128 SET_NETDEV_DEV(dev, sdev->dev);
1da177e4
LT		 2129
2130 /* No interesting netdevice features in this card... */
2131 dev->features |= 0;
2132
2133 bp = netdev_priv(dev);
753f4920 2134 bp->sdev = sdev;
1da177e4 2135 bp->dev = dev;
874a6214
FR		 2136
2137 bp->msg_enable = netif_msg_init(b44_debug, B44_DEF_MSG_ENABLE);
1da177e4
LT		 2138
2139 spin_lock_init(&bp->lock);
2140
1da177e4
LT		 2141 bp->rx_pending = B44_DEF_RX_RING_PENDING;
2142 bp->tx_pending = B44_DEF_TX_RING_PENDING;
2143
2144 dev->open = b44_open;
2145 dev->stop = b44_close;
2146 dev->hard_start_xmit = b44_start_xmit;
2147 dev->get_stats = b44_get_stats;
2148 dev->set_multicast_list = b44_set_rx_mode;
2149 dev->set_mac_address = b44_set_mac_addr;
2150 dev->do_ioctl = b44_ioctl;
2151 dev->tx_timeout = b44_tx_timeout;
bea3348e 2152 netif_napi_add(dev, &bp->napi, b44_poll, 64);
1da177e4
LT		 2153 dev->watchdog_timeo = B44_TX_TIMEOUT;
2154#ifdef CONFIG_NET_POLL_CONTROLLER
2155 dev->poll_controller = b44_poll_controller;
2156#endif
2157 dev->change_mtu = b44_change_mtu;
753f4920 2158 dev->irq = sdev->irq;
1da177e4
LT		 2159 SET_ETHTOOL_OPS(dev, &b44_ethtool_ops);
2160
c35ca399
SH		 2161 netif_carrier_off(dev);
2162
753f4920
MB		 2163 err = ssb_bus_powerup(sdev->bus, 0);
2164 if (err) {
2165 dev_err(sdev->dev,
2166 "Failed to powerup the bus\n");
2167 goto err_out_free_dev;
2168 }
2169 err = ssb_dma_set_mask(sdev, DMA_30BIT_MASK);
2170 if (err) {
2171 dev_err(sdev->dev,
2172 "Required 30BIT DMA mask unsupported by the system.\n");
2173 goto err_out_powerdown;
2174 }
1da177e4
LT		 2175 err = b44_get_invariants(bp);
2176 if (err) {
753f4920 2177 dev_err(sdev->dev,
2e8a538d 2178 "Problem fetching invariants of chip, aborting.\n");
753f4920 2179 goto err_out_powerdown;
1da177e4
LT		 2180 }
2181
2182 bp->mii_if.dev = dev;
2183 bp->mii_if.mdio_read = b44_mii_read;
2184 bp->mii_if.mdio_write = b44_mii_write;
2185 bp->mii_if.phy_id = bp->phy_addr;
2186 bp->mii_if.phy_id_mask = 0x1f;
2187 bp->mii_if.reg_num_mask = 0x1f;
2188
2189 /* By default, advertise all speed/duplex settings. */
2190 bp->flags |= (B44_FLAG_ADV_10HALF | B44_FLAG_ADV_10FULL |
2191 B44_FLAG_ADV_100HALF | B44_FLAG_ADV_100FULL);
2192
2193 /* By default, auto-negotiate PAUSE. */
2194 bp->flags |= B44_FLAG_PAUSE_AUTO;
2195
2196 err = register_netdev(dev);
2197 if (err) {
753f4920
MB		 2198 dev_err(sdev->dev, "Cannot register net device, aborting.\n");
2199 goto err_out_powerdown;
1da177e4
LT		 2200 }
2201
753f4920 2202 ssb_set_drvdata(sdev, dev);
1da177e4 2203
10badc21 2204 /* Chip reset provides power to the b44 MAC & PCI cores, which
5c513129 2205 * is necessary for MAC register access.
10badc21 2206 */
fedb0eef 2207 b44_chip_reset(bp, B44_CHIP_RESET_FULL);
5c513129 2208
753f4920 2209 printk(KERN_INFO "%s: Broadcom 44xx/47xx 10/100BaseT Ethernet %s\n",
0795af57 2210 dev->name, print_mac(mac, dev->dev_addr));
1da177e4
LT		 2211
2212 return 0;
2213
753f4920
MB		 2214err_out_powerdown:
2215 ssb_bus_may_powerdown(sdev->bus);
1da177e4
LT		 2216
2217err_out_free_dev:
2218 free_netdev(dev);
2219
753f4920 2220out:
1da177e4
LT		 2221 return err;
2222}
2223
753f4920 2224static void __devexit b44_remove_one(struct ssb_device *sdev)
1da177e4 2225{
753f4920 2226 struct net_device *dev = ssb_get_drvdata(sdev);
1da177e4 2227
874a6214 2228 unregister_netdev(dev);
753f4920 2229 ssb_bus_may_powerdown(sdev->bus);
874a6214 2230 free_netdev(dev);
fedb0eef 2231 ssb_pcihost_set_power_state(sdev, PCI_D3hot);
753f4920 2232 ssb_set_drvdata(sdev, NULL);
1da177e4
LT		 2233}
2234
753f4920 2235static int b44_suspend(struct ssb_device *sdev, pm_message_t state)
1da177e4 2236{
753f4920 2237 struct net_device *dev = ssb_get_drvdata(sdev);
1da177e4
LT		 2238 struct b44 *bp = netdev_priv(dev);
2239
753f4920
MB		 2240 if (!netif_running(dev))
2241 return 0;
1da177e4
LT		 2242
2243 del_timer_sync(&bp->timer);
2244
10badc21 2245 spin_lock_irq(&bp->lock);
1da177e4
LT		 2246
2247 b44_halt(bp);
10badc21 2248 netif_carrier_off(bp->dev);
1da177e4
LT		 2249 netif_device_detach(bp->dev);
2250 b44_free_rings(bp);
2251
2252 spin_unlock_irq(&bp->lock);
46e17853
PM		 2253
2254 free_irq(dev->irq, dev);
52cafd96 2255 if (bp->flags & B44_FLAG_WOL_ENABLE) {
5fc7d61a 2256 b44_init_hw(bp, B44_PARTIAL_RESET);
52cafd96
GZ		 2257 b44_setup_wol(bp);
2258 }
753f4920 2259
fedb0eef 2260 ssb_pcihost_set_power_state(sdev, PCI_D3hot);
1da177e4
LT		 2261 return 0;
2262}
2263
753f4920 2264static int b44_resume(struct ssb_device *sdev)
1da177e4 2265{
753f4920 2266 struct net_device *dev = ssb_get_drvdata(sdev);
1da177e4 2267 struct b44 *bp = netdev_priv(dev);
90afd0e5 2268 int rc = 0;
1da177e4 2269
753f4920 2270 rc = ssb_bus_powerup(sdev->bus, 0);
90afd0e5 2271 if (rc) {
753f4920
MB		 2272 dev_err(sdev->dev,
2273 "Failed to powerup the bus\n");
90afd0e5
DM		 2274 return rc;
2275 }
2276
1da177e4
LT		 2277 if (!netif_running(dev))
2278 return 0;
2279
90afd0e5
DM		 2280 rc = request_irq(dev->irq, b44_interrupt, IRQF_SHARED, dev->name, dev);
2281 if (rc) {
46e17853 2282 printk(KERN_ERR PFX "%s: request_irq failed\n", dev->name);
90afd0e5
DM		 2283 return rc;
2284 }
46e17853 2285
1da177e4
LT		 2286 spin_lock_irq(&bp->lock);
2287
2288 b44_init_rings(bp);
5fc7d61a 2289 b44_init_hw(bp, B44_FULL_RESET);
1da177e4
LT		 2290 netif_device_attach(bp->dev);
2291 spin_unlock_irq(&bp->lock);
2292
1da177e4 2293 b44_enable_ints(bp);
d9e2d185 2294 netif_wake_queue(dev);
a72a8179
SH		 2295
2296 mod_timer(&bp->timer, jiffies + 1);
2297
1da177e4
LT		 2298 return 0;
2299}
2300
753f4920 2301static struct ssb_driver b44_ssb_driver = {
1da177e4 2302 .name = DRV_MODULE_NAME,
753f4920 2303 .id_table = b44_ssb_tbl,
1da177e4
LT		 2304 .probe = b44_init_one,
2305 .remove = __devexit_p(b44_remove_one),
753f4920
MB		 2306 .suspend = b44_suspend,
2307 .resume = b44_resume,
1da177e4
LT		 2308};
2309
753f4920
MB		 2310static inline int b44_pci_init(void)
2311{
2312 int err = 0;
2313#ifdef CONFIG_B44_PCI
2314 err = ssb_pcihost_register(&b44_pci_driver);
2315#endif
2316 return err;
2317}
2318
2319static inline void b44_pci_exit(void)
2320{
2321#ifdef CONFIG_B44_PCI
2322 ssb_pcihost_unregister(&b44_pci_driver);
2323#endif
2324}
2325
1da177e4
LT		 2326static int __init b44_init(void)
2327{
9f38c636 2328 unsigned int dma_desc_align_size = dma_get_cache_alignment();
753f4920 2329 int err;
9f38c636
JL		 2330
2331 /* Setup paramaters for syncing RX/TX DMA descriptors */
2332 dma_desc_align_mask = ~(dma_desc_align_size - 1);
22d4d771 2333 dma_desc_sync_size = max_t(unsigned int, dma_desc_align_size, sizeof(struct dma_desc));
9f38c636 2334
753f4920
MB		 2335 err = b44_pci_init();
2336 if (err)
2337 return err;
2338 err = ssb_driver_register(&b44_ssb_driver);
2339 if (err)
2340 b44_pci_exit();
2341 return err;
1da177e4
LT		 2342}
2343
2344static void __exit b44_cleanup(void)
2345{
753f4920
MB		 2346 ssb_driver_unregister(&b44_ssb_driver);
2347 b44_pci_exit();
1da177e4
LT		 2348}
2349
2350module_init(b44_init);
2351module_exit(b44_cleanup);
2352
Empty description
This page took 0.863875 seconds and 4 git commands to generate.