[linux.git] / drivers / atm / eni.h

/* SPDX-License-Identifier: GPL-2.0 */
/* drivers/atm/eni.h - Efficient Networks ENI155P device driver declarations */
 
/* Written 1995-2000 by Werner Almesberger, EPFL LRC/ICA */
 
 
#ifndef DRIVER_ATM_ENI_H
#define DRIVER_ATM_ENI_H

#include <linux/atm.h>
#include <linux/atmdev.h>
#include <linux/interrupt.h>
#include <linux/sonet.h>
#include <linux/skbuff.h>
#include <linux/time.h>
#include <linux/pci.h>
#include <linux/spinlock.h>
#include <linux/atomic.h>

#include "midway.h"


#define DEV_LABEL	"eni"

#define UBR_BUFFER	(128*1024)	/* UBR buffer size */

#define RX_DMA_BUF	  8		/* burst and skip a few things */
#define TX_DMA_BUF	100		/* should be enough for 64 kB */

#define DEFAULT_RX_MULT	300		/* max_sdu*3 */
#define DEFAULT_TX_MULT	300		/* max_sdu*3 */

#define ENI_ZEROES_SIZE	  4		/* need that many DMA-able zero bytes */


struct eni_free {
	void __iomem *start;		/* counting in bytes */
	int order;
};

struct eni_tx {
	void __iomem *send;		/* base, 0 if unused */
	int prescaler;			/* shaping prescaler */
	int resolution;			/* shaping divider */
	unsigned long tx_pos;		/* current TX write position */
	unsigned long words;		/* size of TX queue */
	int index;			/* TX channel number */
	int reserved;			/* reserved peak cell rate */
	int shaping;			/* shaped peak cell rate */
	struct sk_buff_head backlog;	/* queue of waiting TX buffers */
};

struct eni_vcc {
	int (*rx)(struct atm_vcc *vcc);	/* RX function, NULL if none */
	void __iomem *recv;		/* receive buffer */
	unsigned long words;		/* its size in words */
	unsigned long descr;		/* next descriptor (RX) */
	unsigned long rx_pos;		/* current RX descriptor pos */
	struct eni_tx *tx;		/* TXer, NULL if none */
	int rxing;			/* number of pending PDUs */
	int servicing;			/* number of waiting VCs (0 or 1) */
	int txing;			/* number of pending TX bytes */
	ktime_t timestamp;		/* for RX timing */
	struct atm_vcc *next;		/* next pending RX */
	struct sk_buff *last;		/* last PDU being DMAed (used to carry
					   discard information) */
};

struct eni_dev {
	/*-------------------------------- spinlock */
	spinlock_t lock;		/* sync with interrupt */
	struct tasklet_struct task;	/* tasklet for interrupt work */
	u32 events;			/* pending events */
	/*-------------------------------- base pointers into Midway address
					   space */
	void __iomem *ioaddr;
	void __iomem *phy;		/* PHY interface chip registers */
	void __iomem *reg;		/* register base */
	void __iomem *ram;		/* RAM base */
	void __iomem *vci;		/* VCI table */
	void __iomem *rx_dma;		/* RX DMA queue */
	void __iomem *tx_dma;		/* TX DMA queue */
	void __iomem *service;		/* service list */
	/*-------------------------------- TX part */
	struct eni_tx tx[NR_CHAN];	/* TX channels */
	struct eni_tx *ubr;		/* UBR channel */
	struct sk_buff_head tx_queue;	/* PDUs currently being TX DMAed*/
	wait_queue_head_t tx_wait;	/* for close */
	int tx_bw;			/* remaining bandwidth */
	u32 dma[TX_DMA_BUF*2];		/* DMA request scratch area */
	struct eni_zero {		/* aligned "magic" zeroes */
		u32 *addr;
		dma_addr_t dma;
	} zero;
	int tx_mult;			/* buffer size multiplier (percent) */
	/*-------------------------------- RX part */
	u32 serv_read;			/* host service read index */
	struct atm_vcc *fast,*last_fast;/* queues of VCCs with pending PDUs */
	struct atm_vcc *slow,*last_slow;
	struct atm_vcc **rx_map;	/* for fast lookups */
	struct sk_buff_head rx_queue;	/* PDUs currently being RX-DMAed */
	wait_queue_head_t rx_wait;	/* for close */
	int rx_mult;			/* buffer size multiplier (percent) */
	/*-------------------------------- statistics */
	unsigned long lost;		/* number of lost cells (RX) */
	/*-------------------------------- memory management */
	unsigned long base_diff;	/* virtual-real base address */
	int free_len;			/* free list length */
	struct eni_free *free_list;	/* free list */
	int free_list_size;		/* maximum size of free list */
	/*-------------------------------- ENI links */
	struct atm_dev *more;		/* other ENI devices */
	/*-------------------------------- general information */
	int mem;			/* RAM on board (in bytes) */
	int asic;			/* PCI interface type, 0 for FPGA */
	unsigned int irq;		/* IRQ */
	struct pci_dev *pci_dev;	/* PCI stuff */
};


#define ENI_DEV(d) ((struct eni_dev *) (d)->dev_data)
#define ENI_VCC(d) ((struct eni_vcc *) (d)->dev_data)


struct eni_skb_prv {
	struct atm_skb_data _;		/* reserved */
	unsigned long pos;		/* position of next descriptor */
	int size;			/* PDU size in reassembly buffer */
	dma_addr_t paddr;		/* DMA handle */
};

#define ENI_PRV_SIZE(skb) (((struct eni_skb_prv *) (skb)->cb)->size)
#define ENI_PRV_POS(skb) (((struct eni_skb_prv *) (skb)->cb)->pos)
#define ENI_PRV_PADDR(skb) (((struct eni_skb_prv *) (skb)->cb)->paddr)

#endif
Commit	Line	Data
b2441318	1	/* SPDX-License-Identifier: GPL-2.0 */
1da177e4 LT	2	/* drivers/atm/eni.h - Efficient Networks ENI155P device driver declarations */
	3
	4	/* Written 1995-2000 by Werner Almesberger, EPFL LRC/ICA */
	5
	6
	7	#ifndef DRIVER_ATM_ENI_H
	8	#define DRIVER_ATM_ENI_H
	9
	10	#include <linux/atm.h>
	11	#include <linux/atmdev.h>
a6b7a407	12	#include <linux/interrupt.h>
1da177e4 LT	13	#include <linux/sonet.h>
	14	#include <linux/skbuff.h>
	15	#include <linux/time.h>
	16	#include <linux/pci.h>
	17	#include <linux/spinlock.h>
60063497	18	#include <linux/atomic.h>
1da177e4 LT	19
	20	#include "midway.h"
	21
	22
1da177e4 LT	23	#define DEV_LABEL "eni"
	24
	25	#define UBR_BUFFER (1281024) / UBR buffer size */
	26
	27	#define RX_DMA_BUF 8 /* burst and skip a few things */
	28	#define TX_DMA_BUF 100 /* should be enough for 64 kB */
	29
	30	#define DEFAULT_RX_MULT 300 /* max_sdu3 /
	31	#define DEFAULT_TX_MULT 300 /* max_sdu3 /
	32
	33	#define ENI_ZEROES_SIZE 4 /* need that many DMA-able zero bytes */
	34
	35
	36	struct eni_free {
	37	void __iomem start; / counting in bytes */
	38	int order;
	39	};
	40
	41	struct eni_tx {
	42	void __iomem send; / base, 0 if unused */
	43	int prescaler; /* shaping prescaler */
	44	int resolution; /* shaping divider */
	45	unsigned long tx_pos; /* current TX write position */
	46	unsigned long words; /* size of TX queue */
	47	int index; /* TX channel number */
	48	int reserved; /* reserved peak cell rate */
	49	int shaping; /* shaped peak cell rate */
	50	struct sk_buff_head backlog; /* queue of waiting TX buffers */
	51	};
	52
	53	struct eni_vcc {
	54	int (rx)(struct atm_vcc vcc); /* RX function, NULL if none */
	55	void __iomem recv; / receive buffer */
	56	unsigned long words; /* its size in words */
	57	unsigned long descr; /* next descriptor (RX) */
	58	unsigned long rx_pos; /* current RX descriptor pos */
	59	struct eni_tx tx; / TXer, NULL if none */
	60	int rxing; /* number of pending PDUs */
	61	int servicing; /* number of waiting VCs (0 or 1) */
	62	int txing; /* number of pending TX bytes */
8570419f	63	ktime_t timestamp; /* for RX timing */
1da177e4 LT	64	struct atm_vcc next; / next pending RX */
	65	struct sk_buff last; / last PDU being DMAed (used to carry
	66	discard information) */
	67	};
	68
	69	struct eni_dev {
	70	/-------------------------------- spinlock /
	71	spinlock_t lock; /* sync with interrupt */
	72	struct tasklet_struct task; /* tasklet for interrupt work */
	73	u32 events; /* pending events */
	74	/*-------------------------------- base pointers into Midway address
	75	space */
126a3fd2	76	void __iomem *ioaddr;
1da177e4 LT	77	void __iomem phy; / PHY interface chip registers */
	78	void __iomem reg; / register base */
	79	void __iomem ram; / RAM base */
	80	void __iomem vci; / VCI table */
	81	void __iomem rx_dma; / RX DMA queue */
	82	void __iomem tx_dma; / TX DMA queue */
	83	void __iomem service; / service list */
	84	/-------------------------------- TX part /
	85	struct eni_tx tx[NR_CHAN]; /* TX channels */
	86	struct eni_tx ubr; / UBR channel */
	87	struct sk_buff_head tx_queue; /* PDUs currently being TX DMAed*/
	88	wait_queue_head_t tx_wait; /* for close */
	89	int tx_bw; /* remaining bandwidth */
	90	u32 dma[TX_DMA_BUF2]; / DMA request scratch area */
126a3fd2	91	struct eni_zero { /* aligned "magic" zeroes */
	92	u32 *addr;
	93	dma_addr_t dma;
	94	} zero;
1da177e4 LT	95	int tx_mult; /* buffer size multiplier (percent) */
	96	/-------------------------------- RX part /
	97	u32 serv_read; /* host service read index */
	98	struct atm_vcc fast,last_fast;/* queues of VCCs with pending PDUs */
	99	struct atm_vcc slow,last_slow;
	100	struct atm_vcc *rx_map; / for fast lookups */
	101	struct sk_buff_head rx_queue; /* PDUs currently being RX-DMAed */
	102	wait_queue_head_t rx_wait; /* for close */
	103	int rx_mult; /* buffer size multiplier (percent) */
	104	/-------------------------------- statistics /
	105	unsigned long lost; /* number of lost cells (RX) */
	106	/-------------------------------- memory management /
	107	unsigned long base_diff; /* virtual-real base address */
	108	int free_len; /* free list length */
	109	struct eni_free free_list; / free list */
	110	int free_list_size; /* maximum size of free list */
	111	/-------------------------------- ENI links /
	112	struct atm_dev more; / other ENI devices */
	113	/-------------------------------- general information /
	114	int mem; /* RAM on board (in bytes) */
	115	int asic; /* PCI interface type, 0 for FPGA */
	116	unsigned int irq; /* IRQ */
	117	struct pci_dev pci_dev; / PCI stuff */
	118	};
	119
	120
	121	#define ENI_DEV(d) ((struct eni_dev *) (d)->dev_data)
	122	#define ENI_VCC(d) ((struct eni_vcc *) (d)->dev_data)
	123
	124
	125	struct eni_skb_prv {
	126	struct atm_skb_data _; /* reserved */
	127	unsigned long pos; /* position of next descriptor */
	128	int size; /* PDU size in reassembly buffer */
	129	dma_addr_t paddr; /* DMA handle */
	130	};
	131
	132	#define ENI_PRV_SIZE(skb) (((struct eni_skb_prv *) (skb)->cb)->size)
	133	#define ENI_PRV_POS(skb) (((struct eni_skb_prv *) (skb)->cb)->pos)
	134	#define ENI_PRV_PADDR(skb) (((struct eni_skb_prv *) (skb)->cb)->paddr)
	135
	136	#endif