[linux.git] / drivers / gpio / gpio-altera.c

// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2013 Altera Corporation
 * Based on gpio-mpc8xxx.c
 */

#include <linux/io.h>
#include <linux/module.h>
#include <linux/gpio/driver.h>
#include <linux/gpio/legacy-of-mm-gpiochip.h>
#include <linux/platform_device.h>

#define ALTERA_GPIO_MAX_NGPIO		32
#define ALTERA_GPIO_DATA		0x0
#define ALTERA_GPIO_DIR			0x4
#define ALTERA_GPIO_IRQ_MASK		0x8
#define ALTERA_GPIO_EDGE_CAP		0xc

/**
* struct altera_gpio_chip
* @mmchip		: memory mapped chip structure.
* @gpio_lock		: synchronization lock so that new irq/set/get requests
*			  will be blocked until the current one completes.
* @interrupt_trigger	: specifies the hardware configured IRQ trigger type
*			  (rising, falling, both, high)
* @mapped_irq		: kernel mapped irq number.
*/
struct altera_gpio_chip {
	struct of_mm_gpio_chip mmchip;
	raw_spinlock_t gpio_lock;
	int interrupt_trigger;
	int mapped_irq;
};

static void altera_gpio_irq_unmask(struct irq_data *d)
{
	struct altera_gpio_chip *altera_gc;
	struct of_mm_gpio_chip *mm_gc;
	unsigned long flags;
	u32 intmask;

	altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d));
	mm_gc = &altera_gc->mmchip;
	gpiochip_enable_irq(&mm_gc->gc, irqd_to_hwirq(d));

	raw_spin_lock_irqsave(&altera_gc->gpio_lock, flags);
	intmask = readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	/* Set ALTERA_GPIO_IRQ_MASK bit to unmask */
	intmask |= BIT(irqd_to_hwirq(d));
	writel(intmask, mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	raw_spin_unlock_irqrestore(&altera_gc->gpio_lock, flags);
}

static void altera_gpio_irq_mask(struct irq_data *d)
{
	struct altera_gpio_chip *altera_gc;
	struct of_mm_gpio_chip *mm_gc;
	unsigned long flags;
	u32 intmask;

	altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d));
	mm_gc = &altera_gc->mmchip;

	raw_spin_lock_irqsave(&altera_gc->gpio_lock, flags);
	intmask = readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	/* Clear ALTERA_GPIO_IRQ_MASK bit to mask */
	intmask &= ~BIT(irqd_to_hwirq(d));
	writel(intmask, mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	raw_spin_unlock_irqrestore(&altera_gc->gpio_lock, flags);
	gpiochip_disable_irq(&mm_gc->gc, irqd_to_hwirq(d));
}

/*
 * This controller's IRQ type is synthesized in hardware, so this function
 * just checks if the requested set_type matches the synthesized IRQ type
 */
static int altera_gpio_irq_set_type(struct irq_data *d,
				   unsigned int type)
{
	struct altera_gpio_chip *altera_gc;

	altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d));

	if (type == IRQ_TYPE_NONE) {
		irq_set_handler_locked(d, handle_bad_irq);
		return 0;
	}
	if (type == altera_gc->interrupt_trigger) {
		if (type == IRQ_TYPE_LEVEL_HIGH)
			irq_set_handler_locked(d, handle_level_irq);
		else
			irq_set_handler_locked(d, handle_simple_irq);
		return 0;
	}
	irq_set_handler_locked(d, handle_bad_irq);
	return -EINVAL;
}

static unsigned int altera_gpio_irq_startup(struct irq_data *d)
{
	altera_gpio_irq_unmask(d);

	return 0;
}

static int altera_gpio_get(struct gpio_chip *gc, unsigned offset)
{
	struct of_mm_gpio_chip *mm_gc;

	mm_gc = to_of_mm_gpio_chip(gc);

	return !!(readl(mm_gc->regs + ALTERA_GPIO_DATA) & BIT(offset));
}

static void altera_gpio_set(struct gpio_chip *gc, unsigned offset, int value)
{
	struct of_mm_gpio_chip *mm_gc;
	struct altera_gpio_chip *chip;
	unsigned long flags;
	unsigned int data_reg;

	mm_gc = to_of_mm_gpio_chip(gc);
	chip = gpiochip_get_data(gc);

	raw_spin_lock_irqsave(&chip->gpio_lock, flags);
	data_reg = readl(mm_gc->regs + ALTERA_GPIO_DATA);
	if (value)
		data_reg |= BIT(offset);
	else
		data_reg &= ~BIT(offset);
	writel(data_reg, mm_gc->regs + ALTERA_GPIO_DATA);
	raw_spin_unlock_irqrestore(&chip->gpio_lock, flags);
}

static int altera_gpio_direction_input(struct gpio_chip *gc, unsigned offset)
{
	struct of_mm_gpio_chip *mm_gc;
	struct altera_gpio_chip *chip;
	unsigned long flags;
	unsigned int gpio_ddr;

	mm_gc = to_of_mm_gpio_chip(gc);
	chip = gpiochip_get_data(gc);

	raw_spin_lock_irqsave(&chip->gpio_lock, flags);
	/* Set pin as input, assumes software controlled IP */
	gpio_ddr = readl(mm_gc->regs + ALTERA_GPIO_DIR);
	gpio_ddr &= ~BIT(offset);
	writel(gpio_ddr, mm_gc->regs + ALTERA_GPIO_DIR);
	raw_spin_unlock_irqrestore(&chip->gpio_lock, flags);

	return 0;
}

static int altera_gpio_direction_output(struct gpio_chip *gc,
		unsigned offset, int value)
{
	struct of_mm_gpio_chip *mm_gc;
	struct altera_gpio_chip *chip;
	unsigned long flags;
	unsigned int data_reg, gpio_ddr;

	mm_gc = to_of_mm_gpio_chip(gc);
	chip = gpiochip_get_data(gc);

	raw_spin_lock_irqsave(&chip->gpio_lock, flags);
	/* Sets the GPIO value */
	data_reg = readl(mm_gc->regs + ALTERA_GPIO_DATA);
	if (value)
		data_reg |= BIT(offset);
	else
		data_reg &= ~BIT(offset);
	writel(data_reg, mm_gc->regs + ALTERA_GPIO_DATA);

	/* Set pin as output, assumes software controlled IP */
	gpio_ddr = readl(mm_gc->regs + ALTERA_GPIO_DIR);
	gpio_ddr |= BIT(offset);
	writel(gpio_ddr, mm_gc->regs + ALTERA_GPIO_DIR);
	raw_spin_unlock_irqrestore(&chip->gpio_lock, flags);

	return 0;
}

static void altera_gpio_irq_edge_handler(struct irq_desc *desc)
{
	struct altera_gpio_chip *altera_gc;
	struct irq_chip *chip;
	struct of_mm_gpio_chip *mm_gc;
	struct irq_domain *irqdomain;
	unsigned long status;
	int i;

	altera_gc = gpiochip_get_data(irq_desc_get_handler_data(desc));
	chip = irq_desc_get_chip(desc);
	mm_gc = &altera_gc->mmchip;
	irqdomain = altera_gc->mmchip.gc.irq.domain;

	chained_irq_enter(chip, desc);

	while ((status =
	      (readl(mm_gc->regs + ALTERA_GPIO_EDGE_CAP) &
	      readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK)))) {
		writel(status, mm_gc->regs + ALTERA_GPIO_EDGE_CAP);
		for_each_set_bit(i, &status, mm_gc->gc.ngpio)
			generic_handle_domain_irq(irqdomain, i);
	}

	chained_irq_exit(chip, desc);
}

static void altera_gpio_irq_leveL_high_handler(struct irq_desc *desc)
{
	struct altera_gpio_chip *altera_gc;
	struct irq_chip *chip;
	struct of_mm_gpio_chip *mm_gc;
	struct irq_domain *irqdomain;
	unsigned long status;
	int i;

	altera_gc = gpiochip_get_data(irq_desc_get_handler_data(desc));
	chip = irq_desc_get_chip(desc);
	mm_gc = &altera_gc->mmchip;
	irqdomain = altera_gc->mmchip.gc.irq.domain;

	chained_irq_enter(chip, desc);

	status = readl(mm_gc->regs + ALTERA_GPIO_DATA);
	status &= readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK);

	for_each_set_bit(i, &status, mm_gc->gc.ngpio)
		generic_handle_domain_irq(irqdomain, i);

	chained_irq_exit(chip, desc);
}

static const struct irq_chip altera_gpio_irq_chip = {
	.name = "altera-gpio",
	.irq_mask = altera_gpio_irq_mask,
	.irq_unmask = altera_gpio_irq_unmask,
	.irq_set_type = altera_gpio_irq_set_type,
	.irq_startup  = altera_gpio_irq_startup,
	.irq_shutdown = altera_gpio_irq_mask,
	.flags = IRQCHIP_IMMUTABLE,
	GPIOCHIP_IRQ_RESOURCE_HELPERS,
};

static int altera_gpio_probe(struct platform_device *pdev)
{
	struct device_node *node = pdev->dev.of_node;
	int reg, ret;
	struct altera_gpio_chip *altera_gc;
	struct gpio_irq_chip *girq;

	altera_gc = devm_kzalloc(&pdev->dev, sizeof(*altera_gc), GFP_KERNEL);
	if (!altera_gc)
		return -ENOMEM;

	raw_spin_lock_init(&altera_gc->gpio_lock);

	if (of_property_read_u32(node, "altr,ngpio", &reg))
		/* By default assume maximum ngpio */
		altera_gc->mmchip.gc.ngpio = ALTERA_GPIO_MAX_NGPIO;
	else
		altera_gc->mmchip.gc.ngpio = reg;

	if (altera_gc->mmchip.gc.ngpio > ALTERA_GPIO_MAX_NGPIO) {
		dev_warn(&pdev->dev,
			"ngpio is greater than %d, defaulting to %d\n",
			ALTERA_GPIO_MAX_NGPIO, ALTERA_GPIO_MAX_NGPIO);
		altera_gc->mmchip.gc.ngpio = ALTERA_GPIO_MAX_NGPIO;
	}

	altera_gc->mmchip.gc.direction_input	= altera_gpio_direction_input;
	altera_gc->mmchip.gc.direction_output	= altera_gpio_direction_output;
	altera_gc->mmchip.gc.get		= altera_gpio_get;
	altera_gc->mmchip.gc.set		= altera_gpio_set;
	altera_gc->mmchip.gc.owner		= THIS_MODULE;
	altera_gc->mmchip.gc.parent		= &pdev->dev;

	altera_gc->mapped_irq = platform_get_irq_optional(pdev, 0);

	if (altera_gc->mapped_irq < 0)
		goto skip_irq;

	if (of_property_read_u32(node, "altr,interrupt-type", &reg)) {
		dev_err(&pdev->dev,
			"altr,interrupt-type value not set in device tree\n");
		return -EINVAL;
	}
	altera_gc->interrupt_trigger = reg;

	girq = &altera_gc->mmchip.gc.irq;
	gpio_irq_chip_set_chip(girq, &altera_gpio_irq_chip);

	if (altera_gc->interrupt_trigger == IRQ_TYPE_LEVEL_HIGH)
		girq->parent_handler = altera_gpio_irq_leveL_high_handler;
	else
		girq->parent_handler = altera_gpio_irq_edge_handler;
	girq->num_parents = 1;
	girq->parents = devm_kcalloc(&pdev->dev, 1, sizeof(*girq->parents),
				     GFP_KERNEL);
	if (!girq->parents)
		return -ENOMEM;
	girq->default_type = IRQ_TYPE_NONE;
	girq->handler = handle_bad_irq;
	girq->parents[0] = altera_gc->mapped_irq;

skip_irq:
	ret = of_mm_gpiochip_add_data(node, &altera_gc->mmchip, altera_gc);
	if (ret) {
		dev_err(&pdev->dev, "Failed adding memory mapped gpiochip\n");
		return ret;
	}

	platform_set_drvdata(pdev, altera_gc);

	return 0;
}

static void altera_gpio_remove(struct platform_device *pdev)
{
	struct altera_gpio_chip *altera_gc = platform_get_drvdata(pdev);

	of_mm_gpiochip_remove(&altera_gc->mmchip);
}

static const struct of_device_id altera_gpio_of_match[] = {
	{ .compatible = "altr,pio-1.0", },
	{},
};
MODULE_DEVICE_TABLE(of, altera_gpio_of_match);

static struct platform_driver altera_gpio_driver = {
	.driver = {
		.name	= "altera_gpio",
		.of_match_table = altera_gpio_of_match,
	},
	.probe		= altera_gpio_probe,
	.remove_new	= altera_gpio_remove,
};

static int __init altera_gpio_init(void)
{
	return platform_driver_register(&altera_gpio_driver);
}
subsys_initcall(altera_gpio_init);

static void __exit altera_gpio_exit(void)
{
	platform_driver_unregister(&altera_gpio_driver);
}
module_exit(altera_gpio_exit);

MODULE_AUTHOR("Tien Hock Loh <[email protected]>");
MODULE_DESCRIPTION("Altera GPIO driver");
MODULE_LICENSE("GPL");
Commit	Line	Data
1ccea77e	1	// SPDX-License-Identifier: GPL-2.0-or-later
c5abbba9 THL	2	/*
	3	* Copyright (C) 2013 Altera Corporation
	4	* Based on gpio-mpc8xxx.c
c5abbba9 THL	5	*/
	6
	7	#include <linux/io.h>
7b5409ee	8	#include <linux/module.h>
40a1f9b2	9	#include <linux/gpio/driver.h>
a99cc668	10	#include <linux/gpio/legacy-of-mm-gpiochip.h>
c5abbba9 THL	11	#include <linux/platform_device.h>
	12
	13	#define ALTERA_GPIO_MAX_NGPIO 32
	14	#define ALTERA_GPIO_DATA 0x0
	15	#define ALTERA_GPIO_DIR 0x4
	16	#define ALTERA_GPIO_IRQ_MASK 0x8
	17	#define ALTERA_GPIO_EDGE_CAP 0xc
	18
	19	/**
	20	* struct altera_gpio_chip
	21	* @mmchip : memory mapped chip structure.
	22	* @gpio_lock : synchronization lock so that new irq/set/get requests
9ce01efe	23	* will be blocked until the current one completes.
c5abbba9	24	* @interrupt_trigger : specifies the hardware configured IRQ trigger type
9ce01efe	25	* (rising, falling, both, high)
c5abbba9 THL	26	* @mapped_irq : kernel mapped irq number.
	27	*/
	28	struct altera_gpio_chip {
	29	struct of_mm_gpio_chip mmchip;
21d01c9c	30	raw_spinlock_t gpio_lock;
c5abbba9 THL	31	int interrupt_trigger;
	32	int mapped_irq;
	33	};
	34
	35	static void altera_gpio_irq_unmask(struct irq_data *d)
	36	{
	37	struct altera_gpio_chip *altera_gc;
	38	struct of_mm_gpio_chip *mm_gc;
	39	unsigned long flags;
	40	u32 intmask;
	41
397d0773	42	altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d));
c5abbba9	43	mm_gc = &altera_gc->mmchip;
5cd79816	44	gpiochip_enable_irq(&mm_gc->gc, irqd_to_hwirq(d));
c5abbba9	45
21d01c9c	46	raw_spin_lock_irqsave(&altera_gc->gpio_lock, flags);
c5abbba9 THL	47	intmask = readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	48	/* Set ALTERA_GPIO_IRQ_MASK bit to unmask */
	49	intmask \|= BIT(irqd_to_hwirq(d));
	50	writel(intmask, mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
21d01c9c	51	raw_spin_unlock_irqrestore(&altera_gc->gpio_lock, flags);
c5abbba9 THL	52	}
	53
	54	static void altera_gpio_irq_mask(struct irq_data *d)
	55	{
	56	struct altera_gpio_chip *altera_gc;
	57	struct of_mm_gpio_chip *mm_gc;
	58	unsigned long flags;
	59	u32 intmask;
	60
397d0773	61	altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d));
c5abbba9 THL	62	mm_gc = &altera_gc->mmchip;
c5abbba9 THL	63
21d01c9c	64	raw_spin_lock_irqsave(&altera_gc->gpio_lock, flags);
c5abbba9 THL	65	intmask = readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	66	/* Clear ALTERA_GPIO_IRQ_MASK bit to mask */
	67	intmask &= ~BIT(irqd_to_hwirq(d));
	68	writel(intmask, mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
21d01c9c	69	raw_spin_unlock_irqrestore(&altera_gc->gpio_lock, flags);
5cd79816	70	gpiochip_disable_irq(&mm_gc->gc, irqd_to_hwirq(d));
c5abbba9 THL	71	}
c5abbba9 THL	72
670647d7	73	/*
c5abbba9 THL	74	* This controller's IRQ type is synthesized in hardware, so this function
	75	* just checks if the requested set_type matches the synthesized IRQ type
	76	*/
	77	static int altera_gpio_irq_set_type(struct irq_data *d,
	78	unsigned int type)
	79	{
	80	struct altera_gpio_chip *altera_gc;
	81
397d0773	82	altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d));
c5abbba9	83
f759921c PR	84	if (type == IRQ_TYPE_NONE) {
f759921c PR	85	irq_set_handler_locked(d, handle_bad_irq);
c5abbba9	86	return 0;
f759921c PR	87	}
	88	if (type == altera_gc->interrupt_trigger) {
	89	if (type == IRQ_TYPE_LEVEL_HIGH)
	90	irq_set_handler_locked(d, handle_level_irq);
	91	else
	92	irq_set_handler_locked(d, handle_simple_irq);
c5abbba9	93	return 0;
f759921c PR	94	}
f759921c PR	95	irq_set_handler_locked(d, handle_bad_irq);
c5abbba9 THL	96	return -EINVAL;
	97	}
	98
38e003f4 DL	99	static unsigned int altera_gpio_irq_startup(struct irq_data *d)
38e003f4 DL	100	{
c5abbba9 THL	101	altera_gpio_irq_unmask(d);
	102
	103	return 0;
	104	}
	105
c5abbba9 THL	106	static int altera_gpio_get(struct gpio_chip *gc, unsigned offset)
	107	{
	108	struct of_mm_gpio_chip *mm_gc;
	109
	110	mm_gc = to_of_mm_gpio_chip(gc);
	111
	112	return !!(readl(mm_gc->regs + ALTERA_GPIO_DATA) & BIT(offset));
	113	}
	114
	115	static void altera_gpio_set(struct gpio_chip *gc, unsigned offset, int value)
	116	{
	117	struct of_mm_gpio_chip *mm_gc;
	118	struct altera_gpio_chip *chip;
	119	unsigned long flags;
	120	unsigned int data_reg;
	121
	122	mm_gc = to_of_mm_gpio_chip(gc);
397d0773	123	chip = gpiochip_get_data(gc);
c5abbba9	124
21d01c9c	125	raw_spin_lock_irqsave(&chip->gpio_lock, flags);
c5abbba9 THL	126	data_reg = readl(mm_gc->regs + ALTERA_GPIO_DATA);
	127	if (value)
	128	data_reg \|= BIT(offset);
	129	else
	130	data_reg &= ~BIT(offset);
	131	writel(data_reg, mm_gc->regs + ALTERA_GPIO_DATA);
21d01c9c	132	raw_spin_unlock_irqrestore(&chip->gpio_lock, flags);
c5abbba9 THL	133	}
	134
	135	static int altera_gpio_direction_input(struct gpio_chip *gc, unsigned offset)
	136	{
	137	struct of_mm_gpio_chip *mm_gc;
	138	struct altera_gpio_chip *chip;
	139	unsigned long flags;
	140	unsigned int gpio_ddr;
	141
	142	mm_gc = to_of_mm_gpio_chip(gc);
397d0773	143	chip = gpiochip_get_data(gc);
c5abbba9	144
21d01c9c	145	raw_spin_lock_irqsave(&chip->gpio_lock, flags);
c5abbba9 THL	146	/* Set pin as input, assumes software controlled IP */
	147	gpio_ddr = readl(mm_gc->regs + ALTERA_GPIO_DIR);
	148	gpio_ddr &= ~BIT(offset);
	149	writel(gpio_ddr, mm_gc->regs + ALTERA_GPIO_DIR);
21d01c9c	150	raw_spin_unlock_irqrestore(&chip->gpio_lock, flags);
c5abbba9 THL	151
	152	return 0;
	153	}
	154
	155	static int altera_gpio_direction_output(struct gpio_chip *gc,
	156	unsigned offset, int value)
	157	{
	158	struct of_mm_gpio_chip *mm_gc;
	159	struct altera_gpio_chip *chip;
	160	unsigned long flags;
	161	unsigned int data_reg, gpio_ddr;
	162
	163	mm_gc = to_of_mm_gpio_chip(gc);
397d0773	164	chip = gpiochip_get_data(gc);
c5abbba9	165
21d01c9c	166	raw_spin_lock_irqsave(&chip->gpio_lock, flags);
c5abbba9 THL	167	/* Sets the GPIO value */
	168	data_reg = readl(mm_gc->regs + ALTERA_GPIO_DATA);
	169	if (value)
	170	data_reg \|= BIT(offset);
	171	else
	172	data_reg &= ~BIT(offset);
	173	writel(data_reg, mm_gc->regs + ALTERA_GPIO_DATA);
	174
	175	/* Set pin as output, assumes software controlled IP */
	176	gpio_ddr = readl(mm_gc->regs + ALTERA_GPIO_DIR);
	177	gpio_ddr \|= BIT(offset);
	178	writel(gpio_ddr, mm_gc->regs + ALTERA_GPIO_DIR);
21d01c9c	179	raw_spin_unlock_irqrestore(&chip->gpio_lock, flags);
c5abbba9 THL	180
	181	return 0;
	182	}
	183
bd0b9ac4	184	static void altera_gpio_irq_edge_handler(struct irq_desc *desc)
c5abbba9 THL	185	{
	186	struct altera_gpio_chip *altera_gc;
	187	struct irq_chip *chip;
	188	struct of_mm_gpio_chip *mm_gc;
	189	struct irq_domain *irqdomain;
	190	unsigned long status;
	191	int i;
	192
397d0773	193	altera_gc = gpiochip_get_data(irq_desc_get_handler_data(desc));
c5abbba9 THL	194	chip = irq_desc_get_chip(desc);
c5abbba9 THL	195	mm_gc = &altera_gc->mmchip;
f0fbe7bc	196	irqdomain = altera_gc->mmchip.gc.irq.domain;
c5abbba9 THL	197
	198	chained_irq_enter(chip, desc);
	199
	200	while ((status =
	201	(readl(mm_gc->regs + ALTERA_GPIO_EDGE_CAP) &
	202	readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK)))) {
	203	writel(status, mm_gc->regs + ALTERA_GPIO_EDGE_CAP);
dbd1c54f MZ	204	for_each_set_bit(i, &status, mm_gc->gc.ngpio)
dbd1c54f MZ	205	generic_handle_domain_irq(irqdomain, i);
c5abbba9 THL	206	}
	207
	208	chained_irq_exit(chip, desc);
	209	}
	210
bd0b9ac4	211	static void altera_gpio_irq_leveL_high_handler(struct irq_desc *desc)
c5abbba9 THL	212	{
	213	struct altera_gpio_chip *altera_gc;
	214	struct irq_chip *chip;
	215	struct of_mm_gpio_chip *mm_gc;
	216	struct irq_domain *irqdomain;
	217	unsigned long status;
	218	int i;
	219
397d0773	220	altera_gc = gpiochip_get_data(irq_desc_get_handler_data(desc));
c5abbba9 THL	221	chip = irq_desc_get_chip(desc);
c5abbba9 THL	222	mm_gc = &altera_gc->mmchip;
f0fbe7bc	223	irqdomain = altera_gc->mmchip.gc.irq.domain;
c5abbba9 THL	224
	225	chained_irq_enter(chip, desc);
	226
	227	status = readl(mm_gc->regs + ALTERA_GPIO_DATA);
	228	status &= readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK);
	229
dbd1c54f MZ	230	for_each_set_bit(i, &status, mm_gc->gc.ngpio)
	231	generic_handle_domain_irq(irqdomain, i);
	232
c5abbba9 THL	233	chained_irq_exit(chip, desc);
	234	}
	235
5cd79816 LW	236	static const struct irq_chip altera_gpio_irq_chip = {
	237	.name = "altera-gpio",
	238	.irq_mask = altera_gpio_irq_mask,
	239	.irq_unmask = altera_gpio_irq_unmask,
	240	.irq_set_type = altera_gpio_irq_set_type,
	241	.irq_startup = altera_gpio_irq_startup,
	242	.irq_shutdown = altera_gpio_irq_mask,
	243	.flags = IRQCHIP_IMMUTABLE,
	244	GPIOCHIP_IRQ_RESOURCE_HELPERS,
	245	};
	246
c4b40493	247	static int altera_gpio_probe(struct platform_device *pdev)
c5abbba9 THL	248	{
	249	struct device_node *node = pdev->dev.of_node;
	250	int reg, ret;
	251	struct altera_gpio_chip *altera_gc;
2617790f	252	struct gpio_irq_chip *girq;
c5abbba9 THL	253
	254	altera_gc = devm_kzalloc(&pdev->dev, sizeof(*altera_gc), GFP_KERNEL);
	255	if (!altera_gc)
	256	return -ENOMEM;
	257
21d01c9c	258	raw_spin_lock_init(&altera_gc->gpio_lock);
c5abbba9 THL	259
	260	if (of_property_read_u32(node, "altr,ngpio", &reg))
	261	/* By default assume maximum ngpio */
	262	altera_gc->mmchip.gc.ngpio = ALTERA_GPIO_MAX_NGPIO;
	263	else
	264	altera_gc->mmchip.gc.ngpio = reg;
	265
	266	if (altera_gc->mmchip.gc.ngpio > ALTERA_GPIO_MAX_NGPIO) {
	267	dev_warn(&pdev->dev,
	268	"ngpio is greater than %d, defaulting to %d\n",
	269	ALTERA_GPIO_MAX_NGPIO, ALTERA_GPIO_MAX_NGPIO);
	270	altera_gc->mmchip.gc.ngpio = ALTERA_GPIO_MAX_NGPIO;
	271	}
	272
	273	altera_gc->mmchip.gc.direction_input = altera_gpio_direction_input;
	274	altera_gc->mmchip.gc.direction_output = altera_gpio_direction_output;
	275	altera_gc->mmchip.gc.get = altera_gpio_get;
	276	altera_gc->mmchip.gc.set = altera_gpio_set;
	277	altera_gc->mmchip.gc.owner = THIS_MODULE;
58383c78	278	altera_gc->mmchip.gc.parent = &pdev->dev;
c5abbba9	279
1e4d149e	280	altera_gc->mapped_irq = platform_get_irq_optional(pdev, 0);
c5abbba9 THL	281
	282	if (altera_gc->mapped_irq < 0)
	283	goto skip_irq;
	284
	285	if (of_property_read_u32(node, "altr,interrupt-type", &reg)) {
c5abbba9 THL	286	dev_err(&pdev->dev,
c5abbba9 THL	287	"altr,interrupt-type value not set in device tree\n");
2617790f	288	return -EINVAL;
c5abbba9 THL	289	}
	290	altera_gc->interrupt_trigger = reg;
	291
2617790f	292	girq = &altera_gc->mmchip.gc.irq;
5cd79816 LW	293	gpio_irq_chip_set_chip(girq, &altera_gpio_irq_chip);
5cd79816 LW	294
2617790f LW	295	if (altera_gc->interrupt_trigger == IRQ_TYPE_LEVEL_HIGH)
	296	girq->parent_handler = altera_gpio_irq_leveL_high_handler;
	297	else
	298	girq->parent_handler = altera_gpio_irq_edge_handler;
	299	girq->num_parents = 1;
	300	girq->parents = devm_kcalloc(&pdev->dev, 1, sizeof(*girq->parents),
	301	GFP_KERNEL);
	302	if (!girq->parents)
	303	return -ENOMEM;
	304	girq->default_type = IRQ_TYPE_NONE;
	305	girq->handler = handle_bad_irq;
	306	girq->parents[0] = altera_gc->mapped_irq;
c5abbba9	307
2617790f LW	308	skip_irq:
2617790f LW	309	ret = of_mm_gpiochip_add_data(node, &altera_gc->mmchip, altera_gc);
c5abbba9	310	if (ret) {
2617790f LW	311	dev_err(&pdev->dev, "Failed adding memory mapped gpiochip\n");
2617790f LW	312	return ret;
c5abbba9 THL	313	}
c5abbba9 THL	314
2617790f	315	platform_set_drvdata(pdev, altera_gc);
c5abbba9	316
c5abbba9	317	return 0;
c5abbba9 THL	318	}
c5abbba9 THL	319
2ae6a45f	320	static void altera_gpio_remove(struct platform_device *pdev)
c5abbba9 THL	321	{
	322	struct altera_gpio_chip *altera_gc = platform_get_drvdata(pdev);
	323
41ec66c9	324	of_mm_gpiochip_remove(&altera_gc->mmchip);
c5abbba9 THL	325	}
	326
	327	static const struct of_device_id altera_gpio_of_match[] = {
	328	{ .compatible = "altr,pio-1.0", },
	329	{},
	330	};
	331	MODULE_DEVICE_TABLE(of, altera_gpio_of_match);
	332
	333	static struct platform_driver altera_gpio_driver = {
	334	.driver = {
	335	.name = "altera_gpio",
13577824	336	.of_match_table = altera_gpio_of_match,
c5abbba9 THL	337	},
c5abbba9 THL	338	.probe = altera_gpio_probe,
2ae6a45f	339	.remove_new = altera_gpio_remove,
c5abbba9 THL	340	};
	341
	342	static int __init altera_gpio_init(void)
	343	{
	344	return platform_driver_register(&altera_gpio_driver);
	345	}
	346	subsys_initcall(altera_gpio_init);
	347
	348	static void __exit altera_gpio_exit(void)
	349	{
	350	platform_driver_unregister(&altera_gpio_driver);
	351	}
	352	module_exit(altera_gpio_exit);
	353
	354	MODULE_AUTHOR("Tien Hock Loh <[email protected]>");
	355	MODULE_DESCRIPTION("Altera GPIO driver");
	356	MODULE_LICENSE("GPL");