]>
Commit | Line | Data |
---|---|---|
7cc560de YSB |
1 | /* |
2 | * clk-s2mps11.c - Clock driver for S2MPS11. | |
3 | * | |
e8b60a45 | 4 | * Copyright (C) 2013,2014 Samsung Electornics |
7cc560de YSB |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License as published by the | |
8 | * Free Software Foundation; either version 2 of the License, or (at your | |
9 | * option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
7cc560de YSB |
16 | */ |
17 | ||
18 | #include <linux/module.h> | |
19 | #include <linux/err.h> | |
20 | #include <linux/of.h> | |
21 | #include <linux/clkdev.h> | |
22 | #include <linux/regmap.h> | |
23 | #include <linux/clk-provider.h> | |
24 | #include <linux/platform_device.h> | |
25 | #include <linux/mfd/samsung/s2mps11.h> | |
f928b53d | 26 | #include <linux/mfd/samsung/s2mps13.h> |
e8b60a45 | 27 | #include <linux/mfd/samsung/s2mps14.h> |
e8e6b840 | 28 | #include <linux/mfd/samsung/s5m8767.h> |
7cc560de YSB |
29 | #include <linux/mfd/samsung/core.h> |
30 | ||
7cc560de YSB |
31 | enum { |
32 | S2MPS11_CLK_AP = 0, | |
33 | S2MPS11_CLK_CP, | |
34 | S2MPS11_CLK_BT, | |
35 | S2MPS11_CLKS_NUM, | |
36 | }; | |
37 | ||
38 | struct s2mps11_clk { | |
39 | struct sec_pmic_dev *iodev; | |
bf416bd4 | 40 | struct device_node *clk_np; |
7cc560de YSB |
41 | struct clk_hw hw; |
42 | struct clk *clk; | |
43 | struct clk_lookup *lookup; | |
44 | u32 mask; | |
64d64c35 | 45 | unsigned int reg; |
7cc560de YSB |
46 | }; |
47 | ||
48 | static struct s2mps11_clk *to_s2mps11_clk(struct clk_hw *hw) | |
49 | { | |
50 | return container_of(hw, struct s2mps11_clk, hw); | |
51 | } | |
52 | ||
53 | static int s2mps11_clk_prepare(struct clk_hw *hw) | |
54 | { | |
55 | struct s2mps11_clk *s2mps11 = to_s2mps11_clk(hw); | |
7cc560de | 56 | |
7764d0cd | 57 | return regmap_update_bits(s2mps11->iodev->regmap_pmic, |
64d64c35 | 58 | s2mps11->reg, |
7cc560de | 59 | s2mps11->mask, s2mps11->mask); |
7cc560de YSB |
60 | } |
61 | ||
62 | static void s2mps11_clk_unprepare(struct clk_hw *hw) | |
63 | { | |
64 | struct s2mps11_clk *s2mps11 = to_s2mps11_clk(hw); | |
7cc560de | 65 | |
7764d0cd | 66 | regmap_update_bits(s2mps11->iodev->regmap_pmic, s2mps11->reg, |
7cc560de | 67 | s2mps11->mask, ~s2mps11->mask); |
7cc560de YSB |
68 | } |
69 | ||
89ed7e6e | 70 | static int s2mps11_clk_is_prepared(struct clk_hw *hw) |
7cc560de | 71 | { |
89ed7e6e KW |
72 | int ret; |
73 | u32 val; | |
7cc560de YSB |
74 | struct s2mps11_clk *s2mps11 = to_s2mps11_clk(hw); |
75 | ||
89ed7e6e KW |
76 | ret = regmap_read(s2mps11->iodev->regmap_pmic, |
77 | s2mps11->reg, &val); | |
78 | if (ret < 0) | |
79 | return -EINVAL; | |
80 | ||
81 | return val & s2mps11->mask; | |
7cc560de YSB |
82 | } |
83 | ||
84 | static unsigned long s2mps11_clk_recalc_rate(struct clk_hw *hw, | |
85 | unsigned long parent_rate) | |
86 | { | |
89ed7e6e | 87 | return 32768; |
7cc560de YSB |
88 | } |
89 | ||
90 | static struct clk_ops s2mps11_clk_ops = { | |
91 | .prepare = s2mps11_clk_prepare, | |
92 | .unprepare = s2mps11_clk_unprepare, | |
89ed7e6e | 93 | .is_prepared = s2mps11_clk_is_prepared, |
7cc560de YSB |
94 | .recalc_rate = s2mps11_clk_recalc_rate, |
95 | }; | |
96 | ||
31ad0e2a | 97 | /* This s2mps11_clks_init tructure is common to s2mps11, s2mps13 and s2mps14 */ |
7cc560de YSB |
98 | static struct clk_init_data s2mps11_clks_init[S2MPS11_CLKS_NUM] = { |
99 | [S2MPS11_CLK_AP] = { | |
100 | .name = "s2mps11_ap", | |
101 | .ops = &s2mps11_clk_ops, | |
7cc560de YSB |
102 | }, |
103 | [S2MPS11_CLK_CP] = { | |
104 | .name = "s2mps11_cp", | |
105 | .ops = &s2mps11_clk_ops, | |
7cc560de YSB |
106 | }, |
107 | [S2MPS11_CLK_BT] = { | |
108 | .name = "s2mps11_bt", | |
109 | .ops = &s2mps11_clk_ops, | |
7cc560de YSB |
110 | }, |
111 | }; | |
112 | ||
e8b60a45 KK |
113 | static struct device_node *s2mps11_clk_parse_dt(struct platform_device *pdev, |
114 | struct clk_init_data *clks_init) | |
7cc560de YSB |
115 | { |
116 | struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent); | |
117 | struct device_node *clk_np; | |
118 | int i; | |
119 | ||
120 | if (!iodev->dev->of_node) | |
238e1405 | 121 | return ERR_PTR(-EINVAL); |
7cc560de | 122 | |
afbd1a0c | 123 | clk_np = of_get_child_by_name(iodev->dev->of_node, "clocks"); |
7cc560de YSB |
124 | if (!clk_np) { |
125 | dev_err(&pdev->dev, "could not find clock sub-node\n"); | |
126 | return ERR_PTR(-EINVAL); | |
127 | } | |
128 | ||
31ad0e2a | 129 | for (i = 0; i < S2MPS11_CLKS_NUM; i++) |
7cc560de | 130 | of_property_read_string_index(clk_np, "clock-output-names", i, |
e8b60a45 | 131 | &clks_init[i].name); |
7cc560de YSB |
132 | |
133 | return clk_np; | |
134 | } | |
135 | ||
136 | static int s2mps11_clk_probe(struct platform_device *pdev) | |
137 | { | |
138 | struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent); | |
dedbb272 | 139 | struct s2mps11_clk *s2mps11_clks; |
36da4def | 140 | struct clk_onecell_data *clk_data; |
64d64c35 | 141 | unsigned int s2mps11_reg; |
7cc560de | 142 | int i, ret = 0; |
31ad0e2a | 143 | enum sec_device_type hwid = platform_get_device_id(pdev)->driver_data; |
7cc560de | 144 | |
7764d0cd | 145 | s2mps11_clks = devm_kcalloc(&pdev->dev, S2MPS11_CLKS_NUM, |
dedbb272 | 146 | sizeof(*s2mps11_clks), GFP_KERNEL); |
7cc560de YSB |
147 | if (!s2mps11_clks) |
148 | return -ENOMEM; | |
149 | ||
36da4def AS |
150 | clk_data = devm_kzalloc(&pdev->dev, sizeof(*clk_data), GFP_KERNEL); |
151 | if (!clk_data) | |
152 | return -ENOMEM; | |
153 | ||
154 | clk_data->clks = devm_kcalloc(&pdev->dev, S2MPS11_CLKS_NUM, | |
7764d0cd | 155 | sizeof(struct clk *), GFP_KERNEL); |
36da4def | 156 | if (!clk_data->clks) |
7002483c KK |
157 | return -ENOMEM; |
158 | ||
31ad0e2a | 159 | switch (hwid) { |
64d64c35 TB |
160 | case S2MPS11X: |
161 | s2mps11_reg = S2MPS11_REG_RTC_CTRL; | |
e8b60a45 | 162 | break; |
f928b53d CC |
163 | case S2MPS13X: |
164 | s2mps11_reg = S2MPS13_REG_RTCCTRL; | |
f928b53d | 165 | break; |
e8b60a45 KK |
166 | case S2MPS14X: |
167 | s2mps11_reg = S2MPS14_REG_RTCCTRL; | |
64d64c35 | 168 | break; |
e8e6b840 TB |
169 | case S5M8767X: |
170 | s2mps11_reg = S5M8767_REG_CTRL1; | |
171 | break; | |
64d64c35 TB |
172 | default: |
173 | dev_err(&pdev->dev, "Invalid device type\n"); | |
174 | return -EINVAL; | |
250d07d1 | 175 | } |
64d64c35 | 176 | |
e8b60a45 | 177 | /* Store clocks of_node in first element of s2mps11_clks array */ |
31ad0e2a | 178 | s2mps11_clks->clk_np = s2mps11_clk_parse_dt(pdev, s2mps11_clks_init); |
e8b60a45 KK |
179 | if (IS_ERR(s2mps11_clks->clk_np)) |
180 | return PTR_ERR(s2mps11_clks->clk_np); | |
181 | ||
dedbb272 | 182 | for (i = 0; i < S2MPS11_CLKS_NUM; i++) { |
31ad0e2a | 183 | if (i == S2MPS11_CLK_CP && hwid == S2MPS14X) |
e8b60a45 | 184 | continue; /* Skip clocks not present in some devices */ |
dedbb272 AS |
185 | s2mps11_clks[i].iodev = iodev; |
186 | s2mps11_clks[i].hw.init = &s2mps11_clks_init[i]; | |
187 | s2mps11_clks[i].mask = 1 << i; | |
188 | s2mps11_clks[i].reg = s2mps11_reg; | |
189 | ||
190 | s2mps11_clks[i].clk = devm_clk_register(&pdev->dev, | |
191 | &s2mps11_clks[i].hw); | |
192 | if (IS_ERR(s2mps11_clks[i].clk)) { | |
7cc560de | 193 | dev_err(&pdev->dev, "Fail to register : %s\n", |
dedbb272 AS |
194 | s2mps11_clks_init[i].name); |
195 | ret = PTR_ERR(s2mps11_clks[i].clk); | |
7cc560de YSB |
196 | goto err_reg; |
197 | } | |
198 | ||
dedbb272 AS |
199 | s2mps11_clks[i].lookup = clkdev_create(s2mps11_clks[i].clk, |
200 | s2mps11_clks_init[i].name, NULL); | |
201 | if (!s2mps11_clks[i].lookup) { | |
7cc560de | 202 | ret = -ENOMEM; |
264e3b75 | 203 | goto err_reg; |
7cc560de | 204 | } |
36da4def | 205 | clk_data->clks[i] = s2mps11_clks[i].clk; |
e8b60a45 | 206 | } |
7cc560de | 207 | |
36da4def | 208 | clk_data->clk_num = S2MPS11_CLKS_NUM; |
7002483c | 209 | of_clk_add_provider(s2mps11_clks->clk_np, of_clk_src_onecell_get, |
36da4def | 210 | clk_data); |
7cc560de YSB |
211 | |
212 | platform_set_drvdata(pdev, s2mps11_clks); | |
213 | ||
214 | return ret; | |
264e3b75 | 215 | |
7cc560de | 216 | err_reg: |
264e3b75 AL |
217 | while (--i >= 0) |
218 | clkdev_drop(s2mps11_clks[i].lookup); | |
7cc560de YSB |
219 | |
220 | return ret; | |
221 | } | |
222 | ||
223 | static int s2mps11_clk_remove(struct platform_device *pdev) | |
224 | { | |
225 | struct s2mps11_clk *s2mps11_clks = platform_get_drvdata(pdev); | |
226 | int i; | |
227 | ||
bf416bd4 KK |
228 | of_clk_del_provider(s2mps11_clks[0].clk_np); |
229 | /* Drop the reference obtained in s2mps11_clk_parse_dt */ | |
230 | of_node_put(s2mps11_clks[0].clk_np); | |
231 | ||
e8b60a45 KK |
232 | for (i = 0; i < S2MPS11_CLKS_NUM; i++) { |
233 | /* Skip clocks not present on S2MPS14 */ | |
234 | if (!s2mps11_clks[i].lookup) | |
235 | continue; | |
7cc560de | 236 | clkdev_drop(s2mps11_clks[i].lookup); |
e8b60a45 | 237 | } |
7cc560de YSB |
238 | |
239 | return 0; | |
240 | } | |
241 | ||
242 | static const struct platform_device_id s2mps11_clk_id[] = { | |
64d64c35 | 243 | { "s2mps11-clk", S2MPS11X}, |
f928b53d | 244 | { "s2mps13-clk", S2MPS13X}, |
e8b60a45 | 245 | { "s2mps14-clk", S2MPS14X}, |
e8e6b840 | 246 | { "s5m8767-clk", S5M8767X}, |
7cc560de YSB |
247 | { }, |
248 | }; | |
249 | MODULE_DEVICE_TABLE(platform, s2mps11_clk_id); | |
250 | ||
251 | static struct platform_driver s2mps11_clk_driver = { | |
252 | .driver = { | |
253 | .name = "s2mps11-clk", | |
7cc560de YSB |
254 | }, |
255 | .probe = s2mps11_clk_probe, | |
256 | .remove = s2mps11_clk_remove, | |
257 | .id_table = s2mps11_clk_id, | |
258 | }; | |
259 | ||
260 | static int __init s2mps11_clk_init(void) | |
261 | { | |
262 | return platform_driver_register(&s2mps11_clk_driver); | |
263 | } | |
264 | subsys_initcall(s2mps11_clk_init); | |
265 | ||
7764d0cd | 266 | static void __exit s2mps11_clk_cleanup(void) |
7cc560de YSB |
267 | { |
268 | platform_driver_unregister(&s2mps11_clk_driver); | |
269 | } | |
270 | module_exit(s2mps11_clk_cleanup); | |
271 | ||
272 | MODULE_DESCRIPTION("S2MPS11 Clock Driver"); | |
273 | MODULE_AUTHOR("Yadwinder Singh Brar <[email protected]>"); | |
274 | MODULE_LICENSE("GPL"); |