]> Git Repo - linux.git/blame - drivers/scsi/gdth.h
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[SCSI] NCR5380: fix section mismatch
[linux.git] / drivers / scsi / gdth.h
CommitLineData
1da177e4
LT		 1#ifndef _GDTH_H
2#define _GDTH_H
3
4/*
5 * Header file for the GDT Disk Array/Storage RAID controllers driver for Linux
6 *
cbd5f69b 7 * gdth.h Copyright (C) 1995-06 ICP vortex, Achim Leubner
1da177e4
LT		 8 * See gdth.c for further informations and
9 * below for supported controller types
10 *
11 * <[email protected]>
12 *
cbd5f69b 13 * $Id: gdth.h,v 1.58 2006/01/11 16:14:09 achim Exp $
1da177e4
LT		 14 */
15
1da177e4
LT		 16#include <linux/types.h>
17
18#ifndef TRUE
19#define TRUE 1
20#endif
21#ifndef FALSE
22#define FALSE 0
23#endif
24
25/* defines, macros */
26
27/* driver version */
cbd5f69b 28#define GDTH_VERSION_STR "3.05"
1da177e4 29#define GDTH_VERSION 3
cbd5f69b 30#define GDTH_SUBVERSION 5
1da177e4
LT		 31
32/* protocol version */
33#define PROTOCOL_VERSION 1
34
35/* OEM IDs */
36#define OEM_ID_ICP 0x941c
37#define OEM_ID_INTEL 0x8000
38
39/* controller classes */
40#define GDT_ISA 0x01 /* ISA controller */
41#define GDT_EISA 0x02 /* EISA controller */
42#define GDT_PCI 0x03 /* PCI controller */
43#define GDT_PCINEW 0x04 /* new PCI controller */
44#define GDT_PCIMPR 0x05 /* PCI MPR controller */
45/* GDT_EISA, controller subtypes EISA */
46#define GDT3_ID 0x0130941c /* GDT3000/3020 */
47#define GDT3A_ID 0x0230941c /* GDT3000A/3020A/3050A */
48#define GDT3B_ID 0x0330941c /* GDT3000B/3010A */
49/* GDT_ISA */
50#define GDT2_ID 0x0120941c /* GDT2000/2020 */
51
52/* vendor ID, device IDs (PCI) */
53/* these defines should already exist in <linux/pci.h> */
54#ifndef PCI_VENDOR_ID_VORTEX
55#define PCI_VENDOR_ID_VORTEX 0x1119 /* PCI controller vendor ID */
56#endif
57#ifndef PCI_VENDOR_ID_INTEL
58#define PCI_VENDOR_ID_INTEL 0x8086
59#endif
60
61#ifndef PCI_DEVICE_ID_VORTEX_GDT60x0
62/* GDT_PCI */
63#define PCI_DEVICE_ID_VORTEX_GDT60x0 0 /* GDT6000/6020/6050 */
64#define PCI_DEVICE_ID_VORTEX_GDT6000B 1 /* GDT6000B/6010 */
65/* GDT_PCINEW */
66#define PCI_DEVICE_ID_VORTEX_GDT6x10 2 /* GDT6110/6510 */
67#define PCI_DEVICE_ID_VORTEX_GDT6x20 3 /* GDT6120/6520 */
68#define PCI_DEVICE_ID_VORTEX_GDT6530 4 /* GDT6530 */
69#define PCI_DEVICE_ID_VORTEX_GDT6550 5 /* GDT6550 */
70/* GDT_PCINEW, wide/ultra SCSI controllers */
71#define PCI_DEVICE_ID_VORTEX_GDT6x17 6 /* GDT6117/6517 */
72#define PCI_DEVICE_ID_VORTEX_GDT6x27 7 /* GDT6127/6527 */
73#define PCI_DEVICE_ID_VORTEX_GDT6537 8 /* GDT6537 */
74#define PCI_DEVICE_ID_VORTEX_GDT6557 9 /* GDT6557/6557-ECC */
75/* GDT_PCINEW, wide SCSI controllers */
76#define PCI_DEVICE_ID_VORTEX_GDT6x15 10 /* GDT6115/6515 */
77#define PCI_DEVICE_ID_VORTEX_GDT6x25 11 /* GDT6125/6525 */
78#define PCI_DEVICE_ID_VORTEX_GDT6535 12 /* GDT6535 */
79#define PCI_DEVICE_ID_VORTEX_GDT6555 13 /* GDT6555/6555-ECC */
80#endif
81
82#ifndef PCI_DEVICE_ID_VORTEX_GDT6x17RP
83/* GDT_MPR, RP series, wide/ultra SCSI */
84#define PCI_DEVICE_ID_VORTEX_GDT6x17RP 0x100 /* GDT6117RP/GDT6517RP */
85#define PCI_DEVICE_ID_VORTEX_GDT6x27RP 0x101 /* GDT6127RP/GDT6527RP */
86#define PCI_DEVICE_ID_VORTEX_GDT6537RP 0x102 /* GDT6537RP */
87#define PCI_DEVICE_ID_VORTEX_GDT6557RP 0x103 /* GDT6557RP */
88/* GDT_MPR, RP series, narrow/ultra SCSI */
89#define PCI_DEVICE_ID_VORTEX_GDT6x11RP 0x104 /* GDT6111RP/GDT6511RP */
90#define PCI_DEVICE_ID_VORTEX_GDT6x21RP 0x105 /* GDT6121RP/GDT6521RP */
91#endif
92#ifndef PCI_DEVICE_ID_VORTEX_GDT6x17RD
93/* GDT_MPR, RD series, wide/ultra SCSI */
94#define PCI_DEVICE_ID_VORTEX_GDT6x17RD 0x110 /* GDT6117RD/GDT6517RD */
95#define PCI_DEVICE_ID_VORTEX_GDT6x27RD 0x111 /* GDT6127RD/GDT6527RD */
96#define PCI_DEVICE_ID_VORTEX_GDT6537RD 0x112 /* GDT6537RD */
97#define PCI_DEVICE_ID_VORTEX_GDT6557RD 0x113 /* GDT6557RD */
98/* GDT_MPR, RD series, narrow/ultra SCSI */
99#define PCI_DEVICE_ID_VORTEX_GDT6x11RD 0x114 /* GDT6111RD/GDT6511RD */
100#define PCI_DEVICE_ID_VORTEX_GDT6x21RD 0x115 /* GDT6121RD/GDT6521RD */
101/* GDT_MPR, RD series, wide/ultra2 SCSI */
102#define PCI_DEVICE_ID_VORTEX_GDT6x18RD 0x118 /* GDT6118RD/GDT6518RD/
103 GDT6618RD */
104#define PCI_DEVICE_ID_VORTEX_GDT6x28RD 0x119 /* GDT6128RD/GDT6528RD/
105 GDT6628RD */
106#define PCI_DEVICE_ID_VORTEX_GDT6x38RD 0x11A /* GDT6538RD/GDT6638RD */
107#define PCI_DEVICE_ID_VORTEX_GDT6x58RD 0x11B /* GDT6558RD/GDT6658RD */
108/* GDT_MPR, RN series (64-bit PCI), wide/ultra2 SCSI */
109#define PCI_DEVICE_ID_VORTEX_GDT7x18RN 0x168 /* GDT7118RN/GDT7518RN/
110 GDT7618RN */
111#define PCI_DEVICE_ID_VORTEX_GDT7x28RN 0x169 /* GDT7128RN/GDT7528RN/
112 GDT7628RN */
113#define PCI_DEVICE_ID_VORTEX_GDT7x38RN 0x16A /* GDT7538RN/GDT7638RN */
114#define PCI_DEVICE_ID_VORTEX_GDT7x58RN 0x16B /* GDT7558RN/GDT7658RN */
115#endif
116
117#ifndef PCI_DEVICE_ID_VORTEX_GDT6x19RD
118/* GDT_MPR, RD series, Fibre Channel */
119#define PCI_DEVICE_ID_VORTEX_GDT6x19RD 0x210 /* GDT6519RD/GDT6619RD */
120#define PCI_DEVICE_ID_VORTEX_GDT6x29RD 0x211 /* GDT6529RD/GDT6629RD */
121/* GDT_MPR, RN series (64-bit PCI), Fibre Channel */
122#define PCI_DEVICE_ID_VORTEX_GDT7x19RN 0x260 /* GDT7519RN/GDT7619RN */
123#define PCI_DEVICE_ID_VORTEX_GDT7x29RN 0x261 /* GDT7529RN/GDT7629RN */
124#endif
125
126#ifndef PCI_DEVICE_ID_VORTEX_GDTMAXRP
127/* GDT_MPR, last device ID */
128#define PCI_DEVICE_ID_VORTEX_GDTMAXRP 0x2ff
129#endif
130
131#ifndef PCI_DEVICE_ID_VORTEX_GDTNEWRX
132/* new GDT Rx Controller */
133#define PCI_DEVICE_ID_VORTEX_GDTNEWRX 0x300
134#endif
135
136#ifndef PCI_DEVICE_ID_VORTEX_GDTNEWRX2
137/* new(2) GDT Rx Controller */
138#define PCI_DEVICE_ID_VORTEX_GDTNEWRX2 0x301
139#endif
140
141#ifndef PCI_DEVICE_ID_INTEL_SRC
142/* Intel Storage RAID Controller */
143#define PCI_DEVICE_ID_INTEL_SRC 0x600
144#endif
145
146#ifndef PCI_DEVICE_ID_INTEL_SRC_XSCALE
147/* Intel Storage RAID Controller */
148#define PCI_DEVICE_ID_INTEL_SRC_XSCALE 0x601
149#endif
150
151/* limits */
152#define GDTH_SCRATCH PAGE_SIZE /* 4KB scratch buffer */
153#define GDTH_MAXCMDS 120
154#define GDTH_MAXC_P_L 16 /* max. cmds per lun */
155#define GDTH_MAX_RAW 2 /* max. cmds per raw device */
156#define MAXOFFSETS 128
157#define MAXHA 16
158#define MAXID 127
159#define MAXLUN 8
160#define MAXBUS 6
161#define MAX_EVENTS 100 /* event buffer count */
162#define MAX_RES_ARGS 40 /* device reservation,
163 must be a multiple of 4 */
164#define MAXCYLS 1024
165#define HEADS 64
166#define SECS 32 /* mapping 64*32 */
167#define MEDHEADS 127
168#define MEDSECS 63 /* mapping 127*63 */
169#define BIGHEADS 255
170#define BIGSECS 63 /* mapping 255*63 */
171
172/* special command ptr. */
173#define UNUSED_CMND ((Scsi_Cmnd *)-1)
174#define INTERNAL_CMND ((Scsi_Cmnd *)-2)
175#define SCREEN_CMND ((Scsi_Cmnd *)-3)
176#define SPECIAL_SCP(p) (p==UNUSED_CMND || p==INTERNAL_CMND || p==SCREEN_CMND)
177
178/* controller services */
179#define SCSIRAWSERVICE 3
180#define CACHESERVICE 9
181#define SCREENSERVICE 11
182
183/* screenservice defines */
184#define MSG_INV_HANDLE -1 /* special message handle */
185#define MSGLEN 16 /* size of message text */
186#define MSG_SIZE 34 /* size of message structure */
187#define MSG_REQUEST 0 /* async. event: message */
188
189/* cacheservice defines */
190#define SECTOR_SIZE 0x200 /* always 512 bytes per sec. */
191
192/* DPMEM constants */
193#define DPMEM_MAGIC 0xC0FFEE11
194#define IC_HEADER_BYTES 48
195#define IC_QUEUE_BYTES 4
196#define DPMEM_COMMAND_OFFSET IC_HEADER_BYTES+IC_QUEUE_BYTES*MAXOFFSETS
197
198/* cluster_type constants */
199#define CLUSTER_DRIVE 1
200#define CLUSTER_MOUNTED 2
201#define CLUSTER_RESERVED 4
202#define CLUSTER_RESERVE_STATE (CLUSTER_DRIVE|CLUSTER_MOUNTED|CLUSTER_RESERVED)
203
204/* commands for all services, cache service */
205#define GDT_INIT 0 /* service initialization */
206#define GDT_READ 1 /* read command */
207#define GDT_WRITE 2 /* write command */
208#define GDT_INFO 3 /* information about devices */
209#define GDT_FLUSH 4 /* flush dirty cache buffers */
210#define GDT_IOCTL 5 /* ioctl command */
211#define GDT_DEVTYPE 9 /* additional information */
212#define GDT_MOUNT 10 /* mount cache device */
213#define GDT_UNMOUNT 11 /* unmount cache device */
214#define GDT_SET_FEAT 12 /* set feat. (scatter/gather) */
215#define GDT_GET_FEAT 13 /* get features */
216#define GDT_WRITE_THR 16 /* write through */
217#define GDT_READ_THR 17 /* read through */
218#define GDT_EXT_INFO 18 /* extended info */
219#define GDT_RESET 19 /* controller reset */
220#define GDT_RESERVE_DRV 20 /* reserve host drive */
221#define GDT_RELEASE_DRV 21 /* release host drive */
222#define GDT_CLUST_INFO 22 /* cluster info */
223#define GDT_RW_ATTRIBS 23 /* R/W attribs (write thru,..)*/
224#define GDT_CLUST_RESET 24 /* releases the cluster drives*/
225#define GDT_FREEZE_IO 25 /* freezes all IOs */
226#define GDT_UNFREEZE_IO 26 /* unfreezes all IOs */
227#define GDT_X_INIT_HOST 29 /* ext. init: 64 bit support */
228#define GDT_X_INFO 30 /* ext. info for drives>2TB */
229
230/* raw service commands */
231#define GDT_RESERVE 14 /* reserve dev. to raw serv. */
232#define GDT_RELEASE 15 /* release device */
233#define GDT_RESERVE_ALL 16 /* reserve all devices */
234#define GDT_RELEASE_ALL 17 /* release all devices */
235#define GDT_RESET_BUS 18 /* reset bus */
236#define GDT_SCAN_START 19 /* start device scan */
237#define GDT_SCAN_END 20 /* stop device scan */
238#define GDT_X_INIT_RAW 21 /* ext. init: 64 bit support */
239
240/* screen service commands */
241#define GDT_REALTIME 3 /* realtime clock to screens. */
242#define GDT_X_INIT_SCR 4 /* ext. init: 64 bit support */
243
244/* IOCTL command defines */
245#define SCSI_DR_INFO 0x00 /* SCSI drive info */
246#define SCSI_CHAN_CNT 0x05 /* SCSI channel count */
247#define SCSI_DR_LIST 0x06 /* SCSI drive list */
248#define SCSI_DEF_CNT 0x15 /* grown/primary defects */
249#define DSK_STATISTICS 0x4b /* SCSI disk statistics */
250#define IOCHAN_DESC 0x5d /* description of IO channel */
251#define IOCHAN_RAW_DESC 0x5e /* description of raw IO chn. */
252#define L_CTRL_PATTERN 0x20000000L /* SCSI IOCTL mask */
253#define ARRAY_INFO 0x12 /* array drive info */
254#define ARRAY_DRV_LIST 0x0f /* array drive list */
255#define ARRAY_DRV_LIST2 0x34 /* array drive list (new) */
256#define LA_CTRL_PATTERN 0x10000000L /* array IOCTL mask */
257#define CACHE_DRV_CNT 0x01 /* cache drive count */
258#define CACHE_DRV_LIST 0x02 /* cache drive list */
259#define CACHE_INFO 0x04 /* cache info */
260#define CACHE_CONFIG 0x05 /* cache configuration */
261#define CACHE_DRV_INFO 0x07 /* cache drive info */
262#define BOARD_FEATURES 0x15 /* controller features */
263#define BOARD_INFO 0x28 /* controller info */
264#define SET_PERF_MODES 0x82 /* set mode (coalescing,..) */
265#define GET_PERF_MODES 0x83 /* get mode */
266#define CACHE_READ_OEM_STRING_RECORD 0x84 /* read OEM string record */
267#define HOST_GET 0x10001L /* get host drive list */
268#define IO_CHANNEL 0x00020000L /* default IO channel */
269#define INVALID_CHANNEL 0x0000ffffL /* invalid channel */
270
271/* service errors */
272#define S_OK 1 /* no error */
273#define S_GENERR 6 /* general error */
274#define S_BSY 7 /* controller busy */
275#define S_CACHE_UNKNOWN 12 /* cache serv.: drive unknown */
276#define S_RAW_SCSI 12 /* raw serv.: target error */
277#define S_RAW_ILL 0xff /* raw serv.: illegal */
278#define S_NOFUNC -2 /* unknown function */
279#define S_CACHE_RESERV -24 /* cache: reserv. conflict */
280
281/* timeout values */
282#define INIT_RETRIES 100000 /* 100000 * 1ms = 100s */
283#define INIT_TIMEOUT 100000 /* 100000 * 1ms = 100s */
284#define POLL_TIMEOUT 10000 /* 10000 * 1ms = 10s */
285
286/* priorities */
287#define DEFAULT_PRI 0x20
288#define IOCTL_PRI 0x10
289#define HIGH_PRI 0x08
290
291/* data directions */
292#define GDTH_DATA_IN 0x01000000L /* data from target */
293#define GDTH_DATA_OUT 0x00000000L /* data to target */
294
295/* BMIC registers (EISA controllers) */
296#define ID0REG 0x0c80 /* board ID */
297#define EINTENABREG 0x0c89 /* interrupt enable */
298#define SEMA0REG 0x0c8a /* command semaphore */
299#define SEMA1REG 0x0c8b /* status semaphore */
300#define LDOORREG 0x0c8d /* local doorbell */
301#define EDENABREG 0x0c8e /* EISA system doorbell enab. */
302#define EDOORREG 0x0c8f /* EISA system doorbell */
303#define MAILBOXREG 0x0c90 /* mailbox reg. (16 bytes) */
304#define EISAREG 0x0cc0 /* EISA configuration */
305
1da177e4
LT		 306/* other defines */
307#define LINUX_OS 8 /* used for cache optim. */
1da177e4
LT		 308#define SECS32 0x1f /* round capacity */
309#define BIOS_ID_OFFS 0x10 /* offset contr-ID in ISABIOS */
310#define LOCALBOARD 0 /* board node always 0 */
311#define ASYNCINDEX 0 /* cmd index async. event */
312#define SPEZINDEX 1 /* cmd index unknown service */
313#define COALINDEX (GDTH_MAXCMDS + 2)
314
315/* features */
316#define SCATTER_GATHER 1 /* s/g feature */
317#define GDT_WR_THROUGH 0x100 /* WRITE_THROUGH supported */
318#define GDT_64BIT 0x200 /* 64bit / drv>2TB support */
319
320#include "gdth_ioctl.h"
321
322/* screenservice message */
323typedef struct {
324 ulong32 msg_handle; /* message handle */
325 ulong32 msg_len; /* size of message */
326 ulong32 msg_alen; /* answer length */
327 unchar msg_answer; /* answer flag */
328 unchar msg_ext; /* more messages */
329 unchar msg_reserved[2];
330 char msg_text[MSGLEN+2]; /* the message text */
331} PACKED gdth_msg_str;
332
333
334/* IOCTL data structures */
335
336/* Status coalescing buffer for returning multiple requests per interrupt */
337typedef struct {
338 ulong32 status;
339 ulong32 ext_status;
340 ulong32 info0;
341 ulong32 info1;
342} PACKED gdth_coal_status;
343
344/* performance mode data structure */
345typedef struct {
346 ulong32 version; /* The version of this IOCTL structure. */
347 ulong32 st_mode; /* 0=dis., 1=st_buf_addr1 valid, 2=both */
348 ulong32 st_buff_addr1; /* physical address of status buffer 1 */
349 ulong32 st_buff_u_addr1; /* reserved for 64 bit addressing */
350 ulong32 st_buff_indx1; /* reserved command idx. for this buffer */
351 ulong32 st_buff_addr2; /* physical address of status buffer 1 */
352 ulong32 st_buff_u_addr2; /* reserved for 64 bit addressing */
353 ulong32 st_buff_indx2; /* reserved command idx. for this buffer */
354 ulong32 st_buff_size; /* size of each buffer in bytes */
355 ulong32 cmd_mode; /* 0 = mode disabled, 1 = cmd_buff_addr1 */
356 ulong32 cmd_buff_addr1; /* physical address of cmd buffer 1 */
357 ulong32 cmd_buff_u_addr1; /* reserved for 64 bit addressing */
358 ulong32 cmd_buff_indx1; /* cmd buf addr1 unique identifier */
359 ulong32 cmd_buff_addr2; /* physical address of cmd buffer 1 */
360 ulong32 cmd_buff_u_addr2; /* reserved for 64 bit addressing */
361 ulong32 cmd_buff_indx2; /* cmd buf addr1 unique identifier */
362 ulong32 cmd_buff_size; /* size of each cmd bufer in bytes */
363 ulong32 reserved1;
364 ulong32 reserved2;
365} PACKED gdth_perf_modes;
366
367/* SCSI drive info */
368typedef struct {
369 unchar vendor[8]; /* vendor string */
370 unchar product[16]; /* product string */
371 unchar revision[4]; /* revision */
372 ulong32 sy_rate; /* current rate for sync. tr. */
373 ulong32 sy_max_rate; /* max. rate for sync. tr. */
374 ulong32 no_ldrive; /* belongs to this log. drv.*/
375 ulong32 blkcnt; /* number of blocks */
376 ushort blksize; /* size of block in bytes */
377 unchar available; /* flag: access is available */
378 unchar init; /* medium is initialized */
379 unchar devtype; /* SCSI devicetype */
380 unchar rm_medium; /* medium is removable */
381 unchar wp_medium; /* medium is write protected */
382 unchar ansi; /* SCSI I/II or III? */
383 unchar protocol; /* same as ansi */
384 unchar sync; /* flag: sync. transfer enab. */
385 unchar disc; /* flag: disconnect enabled */
386 unchar queueing; /* flag: command queing enab. */
387 unchar cached; /* flag: caching enabled */
388 unchar target_id; /* target ID of device */
389 unchar lun; /* LUN id of device */
390 unchar orphan; /* flag: drive fragment */
391 ulong32 last_error; /* sense key or drive state */
392 ulong32 last_result; /* result of last command */
393 ulong32 check_errors; /* err. in last surface check */
394 unchar percent; /* progress for surface check */
395 unchar last_check; /* IOCTRL operation */
396 unchar res[2];
397 ulong32 flags; /* from 1.19/2.19: raw reserv.*/
398 unchar multi_bus; /* multi bus dev? (fibre ch.) */
399 unchar mb_status; /* status: available? */
400 unchar res2[2];
401 unchar mb_alt_status; /* status on second bus */
402 unchar mb_alt_bid; /* number of second bus */
403 unchar mb_alt_tid; /* target id on second bus */
404 unchar res3;
405 unchar fc_flag; /* from 1.22/2.22: info valid?*/
406 unchar res4;
407 ushort fc_frame_size; /* frame size (bytes) */
408 char wwn[8]; /* world wide name */
409} PACKED gdth_diskinfo_str;
410
411/* get SCSI channel count */
412typedef struct {
413 ulong32 channel_no; /* number of channel */
414 ulong32 drive_cnt; /* drive count */
415 unchar siop_id; /* SCSI processor ID */
416 unchar siop_state; /* SCSI processor state */
417} PACKED gdth_getch_str;
418
419/* get SCSI drive numbers */
420typedef struct {
421 ulong32 sc_no; /* SCSI channel */
422 ulong32 sc_cnt; /* sc_list[] elements */
423 ulong32 sc_list[MAXID]; /* minor device numbers */
424} PACKED gdth_drlist_str;
425
426/* get grown/primary defect count */
427typedef struct {
428 unchar sddc_type; /* 0x08: grown, 0x10: prim. */
429 unchar sddc_format; /* list entry format */
430 unchar sddc_len; /* list entry length */
431 unchar sddc_res;
432 ulong32 sddc_cnt; /* entry count */
433} PACKED gdth_defcnt_str;
434
435/* disk statistics */
436typedef struct {
437 ulong32 bid; /* SCSI channel */
438 ulong32 first; /* first SCSI disk */
439 ulong32 entries; /* number of elements */
440 ulong32 count; /* (R) number of init. el. */
441 ulong32 mon_time; /* time stamp */
442 struct {
443 unchar tid; /* target ID */
444 unchar lun; /* LUN */
445 unchar res[2];
446 ulong32 blk_size; /* block size in bytes */
447 ulong32 rd_count; /* bytes read */
448 ulong32 wr_count; /* bytes written */
449 ulong32 rd_blk_count; /* blocks read */
450 ulong32 wr_blk_count; /* blocks written */
451 ulong32 retries; /* retries */
452 ulong32 reassigns; /* reassigns */
453 } PACKED list[1];
454} PACKED gdth_dskstat_str;
455
456/* IO channel header */
457typedef struct {
458 ulong32 version; /* version (-1UL: newest) */
459 unchar list_entries; /* list entry count */
460 unchar first_chan; /* first channel number */
461 unchar last_chan; /* last channel number */
462 unchar chan_count; /* (R) channel count */
463 ulong32 list_offset; /* offset of list[0] */
464} PACKED gdth_iochan_header;
465
466/* get IO channel description */
467typedef struct {
468 gdth_iochan_header hdr;
469 struct {
470 ulong32 address; /* channel address */
471 unchar type; /* type (SCSI, FCAL) */
472 unchar local_no; /* local number */
473 ushort features; /* channel features */
474 } PACKED list[MAXBUS];
475} PACKED gdth_iochan_str;
476
477/* get raw IO channel description */
478typedef struct {
479 gdth_iochan_header hdr;
480 struct {
481 unchar proc_id; /* processor id */
482 unchar proc_defect; /* defect ? */
483 unchar reserved[2];
484 } PACKED list[MAXBUS];
485} PACKED gdth_raw_iochan_str;
486
487/* array drive component */
488typedef struct {
489 ulong32 al_controller; /* controller ID */
490 unchar al_cache_drive; /* cache drive number */
491 unchar al_status; /* cache drive state */
492 unchar al_res[2];
493} PACKED gdth_arraycomp_str;
494
495/* array drive information */
496typedef struct {
497 unchar ai_type; /* array type (RAID0,4,5) */
498 unchar ai_cache_drive_cnt; /* active cachedrives */
499 unchar ai_state; /* array drive state */
500 unchar ai_master_cd; /* master cachedrive */
501 ulong32 ai_master_controller; /* ID of master controller */
502 ulong32 ai_size; /* user capacity [sectors] */
503 ulong32 ai_striping_size; /* striping size [sectors] */
504 ulong32 ai_secsize; /* sector size [bytes] */
505 ulong32 ai_err_info; /* failed cache drive */
506 unchar ai_name[8]; /* name of the array drive */
507 unchar ai_controller_cnt; /* number of controllers */
508 unchar ai_removable; /* flag: removable */
509 unchar ai_write_protected; /* flag: write protected */
510 unchar ai_devtype; /* type: always direct access */
511 gdth_arraycomp_str ai_drives[35]; /* drive components: */
512 unchar ai_drive_entries; /* number of drive components */
513 unchar ai_protected; /* protection flag */
514 unchar ai_verify_state; /* state of a parity verify */
515 unchar ai_ext_state; /* extended array drive state */
516 unchar ai_expand_state; /* array expand state (>=2.18)*/
517 unchar ai_reserved[3];
518} PACKED gdth_arrayinf_str;
519
520/* get array drive list */
521typedef struct {
522 ulong32 controller_no; /* controller no. */
523 unchar cd_handle; /* master cachedrive */
524 unchar is_arrayd; /* Flag: is array drive? */
525 unchar is_master; /* Flag: is array master? */
526 unchar is_parity; /* Flag: is parity drive? */
527 unchar is_hotfix; /* Flag: is hotfix drive? */
528 unchar res[3];
529} PACKED gdth_alist_str;
530
531typedef struct {
532 ulong32 entries_avail; /* allocated entries */
533 ulong32 entries_init; /* returned entries */
534 ulong32 first_entry; /* first entry number */
535 ulong32 list_offset; /* offset of following list */
536 gdth_alist_str list[1]; /* list */
537} PACKED gdth_arcdl_str;
538
539/* cache info/config IOCTL */
540typedef struct {
541 ulong32 version; /* firmware version */
542 ushort state; /* cache state (on/off) */
543 ushort strategy; /* cache strategy */
544 ushort write_back; /* write back state (on/off) */
545 ushort block_size; /* cache block size */
546} PACKED gdth_cpar_str;
547
548typedef struct {
549 ulong32 csize; /* cache size */
550 ulong32 read_cnt; /* read/write counter */
551 ulong32 write_cnt;
552 ulong32 tr_hits; /* hits */
553 ulong32 sec_hits;
554 ulong32 sec_miss; /* misses */
555} PACKED gdth_cstat_str;
556
557typedef struct {
558 gdth_cpar_str cpar;
559 gdth_cstat_str cstat;
560} PACKED gdth_cinfo_str;
561
562/* cache drive info */
563typedef struct {
564 unchar cd_name[8]; /* cache drive name */
565 ulong32 cd_devtype; /* SCSI devicetype */
566 ulong32 cd_ldcnt; /* number of log. drives */
567 ulong32 cd_last_error; /* last error */
568 unchar cd_initialized; /* drive is initialized */
569 unchar cd_removable; /* media is removable */
570 unchar cd_write_protected; /* write protected */
571 unchar cd_flags; /* Pool Hot Fix? */
572 ulong32 ld_blkcnt; /* number of blocks */
573 ulong32 ld_blksize; /* blocksize */
574 ulong32 ld_dcnt; /* number of disks */
575 ulong32 ld_slave; /* log. drive index */
576 ulong32 ld_dtype; /* type of logical drive */
577 ulong32 ld_last_error; /* last error */
578 unchar ld_name[8]; /* log. drive name */
579 unchar ld_error; /* error */
580} PACKED gdth_cdrinfo_str;
581
582/* OEM string */
583typedef struct {
584 ulong32 ctl_version;
585 ulong32 file_major_version;
586 ulong32 file_minor_version;
587 ulong32 buffer_size;
588 ulong32 cpy_count;
589 ulong32 ext_error;
590 ulong32 oem_id;
591 ulong32 board_id;
592} PACKED gdth_oem_str_params;
593
594typedef struct {
595 unchar product_0_1_name[16];
596 unchar product_4_5_name[16];
597 unchar product_cluster_name[16];
598 unchar product_reserved[16];
599 unchar scsi_cluster_target_vendor_id[16];
600 unchar cluster_raid_fw_name[16];
601 unchar oem_brand_name[16];
602 unchar oem_raid_type[16];
603 unchar bios_type[13];
604 unchar bios_title[50];
605 unchar oem_company_name[37];
606 ulong32 pci_id_1;
607 ulong32 pci_id_2;
608 unchar validation_status[80];
609 unchar reserved_1[4];
610 unchar scsi_host_drive_inquiry_vendor_id[16];
611 unchar library_file_template[16];
612 unchar reserved_2[16];
613 unchar tool_name_1[32];
614 unchar tool_name_2[32];
615 unchar tool_name_3[32];
616 unchar oem_contact_1[84];
617 unchar oem_contact_2[84];
618 unchar oem_contact_3[84];
619} PACKED gdth_oem_str;
620
621typedef struct {
622 gdth_oem_str_params params;
623 gdth_oem_str text;
624} PACKED gdth_oem_str_ioctl;
625
626/* board features */
627typedef struct {
628 unchar chaining; /* Chaining supported */
629 unchar striping; /* Striping (RAID-0) supp. */
630 unchar mirroring; /* Mirroring (RAID-1) supp. */
631 unchar raid; /* RAID-4/5/10 supported */
632} PACKED gdth_bfeat_str;
633
634/* board info IOCTL */
635typedef struct {
636 ulong32 ser_no; /* serial no. */
637 unchar oem_id[2]; /* OEM ID */
638 ushort ep_flags; /* eprom flags */
639 ulong32 proc_id; /* processor ID */
640 ulong32 memsize; /* memory size (bytes) */
641 unchar mem_banks; /* memory banks */
642 unchar chan_type; /* channel type */
643 unchar chan_count; /* channel count */
644 unchar rdongle_pres; /* dongle present? */
645 ulong32 epr_fw_ver; /* (eprom) firmware version */
646 ulong32 upd_fw_ver; /* (update) firmware version */
647 ulong32 upd_revision; /* update revision */
648 char type_string[16]; /* controller name */
649 char raid_string[16]; /* RAID firmware name */
650 unchar update_pres; /* update present? */
651 unchar xor_pres; /* XOR engine present? */
652 unchar prom_type; /* ROM type (eprom/flash) */
653 unchar prom_count; /* number of ROM devices */
654 ulong32 dup_pres; /* duplexing module present? */
655 ulong32 chan_pres; /* number of expansion chn. */
656 ulong32 mem_pres; /* memory expansion inst. ? */
657 unchar ft_bus_system; /* fault bus supported? */
658 unchar subtype_valid; /* board_subtype valid? */
659 unchar board_subtype; /* subtype/hardware level */
660 unchar ramparity_pres; /* RAM parity check hardware? */
661} PACKED gdth_binfo_str;
662
663/* get host drive info */
664typedef struct {
665 char name[8]; /* host drive name */
666 ulong32 size; /* size (sectors) */
667 unchar host_drive; /* host drive number */
668 unchar log_drive; /* log. drive (master) */
669 unchar reserved;
670 unchar rw_attribs; /* r/w attribs */
671 ulong32 start_sec; /* start sector */
672} PACKED gdth_hentry_str;
673
674typedef struct {
675 ulong32 entries; /* entry count */
676 ulong32 offset; /* offset of entries */
677 unchar secs_p_head; /* sectors/head */
678 unchar heads_p_cyl; /* heads/cylinder */
679 unchar reserved;
680 unchar clust_drvtype; /* cluster drive type */
681 ulong32 location; /* controller number */
682 gdth_hentry_str entry[MAX_HDRIVES]; /* entries */
683} PACKED gdth_hget_str;
684
685
686/* DPRAM structures */
687
688/* interface area ISA/PCI */
689typedef struct {
690 unchar S_Cmd_Indx; /* special command */
691 unchar volatile S_Status; /* status special command */
692 ushort reserved1;
693 ulong32 S_Info[4]; /* add. info special command */
694 unchar volatile Sema0; /* command semaphore */
695 unchar reserved2[3];
696 unchar Cmd_Index; /* command number */
697 unchar reserved3[3];
698 ushort volatile Status; /* command status */
699 ushort Service; /* service(for async.events) */
700 ulong32 Info[2]; /* additional info */
701 struct {
702 ushort offset; /* command offs. in the DPRAM*/
703 ushort serv_id; /* service */
704 } PACKED comm_queue[MAXOFFSETS]; /* command queue */
705 ulong32 bios_reserved[2];
706 unchar gdt_dpr_cmd[1]; /* commands */
707} PACKED gdt_dpr_if;
708
709/* SRAM structure PCI controllers */
710typedef struct {
711 ulong32 magic; /* controller ID from BIOS */
712 ushort need_deinit; /* switch betw. BIOS/driver */
713 unchar switch_support; /* see need_deinit */
714 unchar padding[9];
715 unchar os_used[16]; /* OS code per service */
716 unchar unused[28];
717 unchar fw_magic; /* contr. ID from firmware */
718} PACKED gdt_pci_sram;
719
720/* SRAM structure EISA controllers (but NOT GDT3000/3020) */
721typedef struct {
722 unchar os_used[16]; /* OS code per service */
723 ushort need_deinit; /* switch betw. BIOS/driver */
724 unchar switch_support; /* see need_deinit */
725 unchar padding;
726} PACKED gdt_eisa_sram;
727
728
729/* DPRAM ISA controllers */
730typedef struct {
731 union {
732 struct {
733 unchar bios_used[0x3c00-32]; /* 15KB - 32Bytes BIOS */
734 ulong32 magic; /* controller (EISA) ID */
735 ushort need_deinit; /* switch betw. BIOS/driver */
736 unchar switch_support; /* see need_deinit */
737 unchar padding[9];
738 unchar os_used[16]; /* OS code per service */
739 } PACKED dp_sram;
740 unchar bios_area[0x4000]; /* 16KB reserved for BIOS */
741 } bu;
742 union {
743 gdt_dpr_if ic; /* interface area */
744 unchar if_area[0x3000]; /* 12KB for interface */
745 } u;
746 struct {
747 unchar memlock; /* write protection DPRAM */
748 unchar event; /* release event */
749 unchar irqen; /* board interrupts enable */
750 unchar irqdel; /* acknowledge board int. */
751 unchar volatile Sema1; /* status semaphore */
752 unchar rq; /* IRQ/DRQ configuration */
753 } PACKED io;
754} PACKED gdt2_dpram_str;
755
756/* DPRAM PCI controllers */
757typedef struct {
758 union {
759 gdt_dpr_if ic; /* interface area */
760 unchar if_area[0xff0-sizeof(gdt_pci_sram)];
761 } u;
762 gdt_pci_sram gdt6sr; /* SRAM structure */
763 struct {
764 unchar unused0[1];
765 unchar volatile Sema1; /* command semaphore */
766 unchar unused1[3];
767 unchar irqen; /* board interrupts enable */
768 unchar unused2[2];
769 unchar event; /* release event */
770 unchar unused3[3];
771 unchar irqdel; /* acknowledge board int. */
772 unchar unused4[3];
773 } PACKED io;
774} PACKED gdt6_dpram_str;
775
776/* PLX register structure (new PCI controllers) */
777typedef struct {
778 unchar cfg_reg; /* DPRAM cfg.(2:below 1MB,0:anywhere)*/
779 unchar unused1[0x3f];
780 unchar volatile sema0_reg; /* command semaphore */
781 unchar volatile sema1_reg; /* status semaphore */
782 unchar unused2[2];
783 ushort volatile status; /* command status */
784 ushort service; /* service */
785 ulong32 info[2]; /* additional info */
786 unchar unused3[0x10];
787 unchar ldoor_reg; /* PCI to local doorbell */
788 unchar unused4[3];
789 unchar volatile edoor_reg; /* local to PCI doorbell */
790 unchar unused5[3];
791 unchar control0; /* control0 register(unused) */
792 unchar control1; /* board interrupts enable */
793 unchar unused6[0x16];
794} PACKED gdt6c_plx_regs;
795
796/* DPRAM new PCI controllers */
797typedef struct {
798 union {
799 gdt_dpr_if ic; /* interface area */
800 unchar if_area[0x4000-sizeof(gdt_pci_sram)];
801 } u;
802 gdt_pci_sram gdt6sr; /* SRAM structure */
803} PACKED gdt6c_dpram_str;
804
805/* i960 register structure (PCI MPR controllers) */
806typedef struct {
807 unchar unused1[16];
808 unchar volatile sema0_reg; /* command semaphore */
809 unchar unused2;
810 unchar volatile sema1_reg; /* status semaphore */
811 unchar unused3;
812 ushort volatile status; /* command status */
813 ushort service; /* service */
814 ulong32 info[2]; /* additional info */
815 unchar ldoor_reg; /* PCI to local doorbell */
816 unchar unused4[11];
817 unchar volatile edoor_reg; /* local to PCI doorbell */
818 unchar unused5[7];
819 unchar edoor_en_reg; /* board interrupts enable */
820 unchar unused6[27];
821 ulong32 unused7[939];
822 ulong32 severity;
823 char evt_str[256]; /* event string */
824} PACKED gdt6m_i960_regs;
825
826/* DPRAM PCI MPR controllers */
827typedef struct {
828 gdt6m_i960_regs i960r; /* 4KB i960 registers */
829 union {
830 gdt_dpr_if ic; /* interface area */
831 unchar if_area[0x3000-sizeof(gdt_pci_sram)];
832 } u;
833 gdt_pci_sram gdt6sr; /* SRAM structure */
834} PACKED gdt6m_dpram_str;
835
836
837/* PCI resources */
838typedef struct {
839 struct pci_dev *pdev;
1da177e4
LT		 840 ulong dpmem; /* DPRAM address */
841 ulong io; /* IO address */
842 ulong io_mm; /* IO address mem. mapped */
843 unchar irq; /* IRQ */
844} gdth_pci_str;
845
846
847/* controller information structure */
848typedef struct {
45f1a41b 849 struct Scsi_Host *shost;
835cc24a 850 struct list_head list;
45f1a41b 851 ushort hanum;
1da177e4
LT		 852 ushort oem_id; /* OEM */
853 ushort type; /* controller class */
854 ulong32 stype; /* subtype (PCI: device ID) */
1da177e4
LT		 855 ushort fw_vers; /* firmware version */
856 ushort cache_feat; /* feat. cache serv. (s/g,..)*/
857 ushort raw_feat; /* feat. raw service (s/g,..)*/
858 ushort screen_feat; /* feat. raw service (s/g,..)*/
859 ushort bmic; /* BMIC address (EISA) */
860 void __iomem *brd; /* DPRAM address */
861 ulong32 brd_phys; /* slot number/BIOS address */
862 gdt6c_plx_regs *plx; /* PLX regs (new PCI contr.) */
45f1a41b 863 gdth_cmd_str cmdext;
1da177e4
LT		 864 gdth_cmd_str *pccb; /* address command structure */
865 ulong32 ccb_phys; /* phys. address */
866#ifdef INT_COAL
867 gdth_coal_status *coal_stat; /* buffer for coalescing int.*/
868 ulong64 coal_stat_phys; /* phys. address */
869#endif
870 char *pscratch; /* scratch (DMA) buffer */
871 ulong64 scratch_phys; /* phys. address */
872 unchar scratch_busy; /* in use? */
873 unchar dma64_support; /* 64-bit DMA supported? */
874 gdth_msg_str *pmsg; /* message buffer */
875 ulong64 msg_phys; /* phys. address */
876 unchar scan_mode; /* current scan mode */
877 unchar irq; /* IRQ */
878 unchar drq; /* DRQ (ISA controllers) */
879 ushort status; /* command status */
880 ushort service; /* service/firmware ver./.. */
881 ulong32 info;
882 ulong32 info2; /* additional info */
883 Scsi_Cmnd *req_first; /* top of request queue */
884 struct {
885 unchar present; /* Flag: host drive present? */
886 unchar is_logdrv; /* Flag: log. drive (master)? */
887 unchar is_arraydrv; /* Flag: array drive? */
888 unchar is_master; /* Flag: array drive master? */
889 unchar is_parity; /* Flag: parity drive? */
890 unchar is_hotfix; /* Flag: hotfix drive? */
891 unchar master_no; /* number of master drive */
892 unchar lock; /* drive locked? (hot plug) */
893 unchar heads; /* mapping */
894 unchar secs;
895 ushort devtype; /* further information */
896 ulong64 size; /* capacity */
897 unchar ldr_no; /* log. drive no. */
898 unchar rw_attribs; /* r/w attributes */
899 unchar cluster_type; /* cluster properties */
900 unchar media_changed; /* Flag:MOUNT/UNMOUNT occured */
901 ulong32 start_sec; /* start sector */
902 } hdr[MAX_LDRIVES]; /* host drives */
903 struct {
904 unchar lock; /* channel locked? (hot plug) */
905 unchar pdev_cnt; /* physical device count */
906 unchar local_no; /* local channel number */
907 unchar io_cnt[MAXID]; /* current IO count */
908 ulong32 address; /* channel address */
909 ulong32 id_list[MAXID]; /* IDs of the phys. devices */
910 } raw[MAXBUS]; /* SCSI channels */
911 struct {
912 Scsi_Cmnd *cmnd; /* pending request */
913 ushort service; /* service */
914 } cmd_tab[GDTH_MAXCMDS]; /* table of pend. requests */
3058d5de
BH		 915 struct gdth_cmndinfo { /* per-command private info */
916 int index;
917 int internal_command; /* don't call scsi_done */
918 dma_addr_t sense_paddr; /* sense dma-addr */
f842b64e
BH		 919 unchar priority;
920 int timeout;
921 volatile int wait_for_completion;
922 ushort status;
923 ulong32 info;
924 enum dma_data_direction dma_dir;
925 int phase; /* ???? */
926 int OpCode;
3058d5de 927 } cmndinfo[GDTH_MAXCMDS]; /* index==0 is free */
1da177e4
LT		 928 unchar bus_cnt; /* SCSI bus count */
929 unchar tid_cnt; /* Target ID count */
930 unchar bus_id[MAXBUS]; /* IOP IDs */
931 unchar virt_bus; /* number of virtual bus */
932 unchar more_proc; /* more /proc info supported */
933 ushort cmd_cnt; /* command count in DPRAM */
934 ushort cmd_len; /* length of actual command */
935 ushort cmd_offs_dpmem; /* actual offset in DPRAM */
936 ushort ic_all_size; /* sizeof DPRAM interf. area */
937 gdth_cpar_str cpar; /* controller cache par. */
938 gdth_bfeat_str bfeat; /* controller features */
939 gdth_binfo_str binfo; /* controller info */
940 gdth_evt_data dvr; /* event structure */
941 spinlock_t smp_lock;
1da177e4 942 struct pci_dev *pdev;
1da177e4
LT		 943 char oem_name[8];
944#ifdef GDTH_DMA_STATISTICS
945 ulong dma32_cnt, dma64_cnt; /* statistics: DMA buffer */
946#endif
f64a181d 947 struct scsi_device *sdev;
1da177e4
LT		 948} gdth_ha_str;
949
3058d5de
BH		 950static inline struct gdth_cmndinfo *gdth_cmnd_priv(struct scsi_cmnd* cmd)
951{
952 return (struct gdth_cmndinfo *)cmd->host_scribble;
953}
954
1da177e4
LT		 955/* INQUIRY data format */
956typedef struct {
957 unchar type_qual;
958 unchar modif_rmb;
959 unchar version;
960 unchar resp_aenc;
961 unchar add_length;
962 unchar reserved1;
963 unchar reserved2;
964 unchar misc;
965 unchar vendor[8];
966 unchar product[16];
967 unchar revision[4];
968} PACKED gdth_inq_data;
969
970/* READ_CAPACITY data format */
971typedef struct {
972 ulong32 last_block_no;
973 ulong32 block_length;
974} PACKED gdth_rdcap_data;
975
976/* READ_CAPACITY (16) data format */
977typedef struct {
978 ulong64 last_block_no;
979 ulong32 block_length;
980} PACKED gdth_rdcap16_data;
981
982/* REQUEST_SENSE data format */
983typedef struct {
984 unchar errorcode;
985 unchar segno;
986 unchar key;
987 ulong32 info;
988 unchar add_length;
989 ulong32 cmd_info;
990 unchar adsc;
991 unchar adsq;
992 unchar fruc;
993 unchar key_spec[3];
994} PACKED gdth_sense_data;
995
996/* MODE_SENSE data format */
997typedef struct {
998 struct {
999 unchar data_length;
1000 unchar med_type;
1001 unchar dev_par;
1002 unchar bd_length;
1003 } PACKED hd;
1004 struct {
1005 unchar dens_code;
1006 unchar block_count[3];
1007 unchar reserved;
1008 unchar block_length[3];
1009 } PACKED bd;
1010} PACKED gdth_modep_data;
1011
1012/* stack frame */
1013typedef struct {
1014 ulong b[10]; /* 32/64 bit compiler ! */
1015} PACKED gdth_stackframe;
1016
1017
1018/* function prototyping */
1019
1da177e4 1020int gdth_proc_info(struct Scsi_Host *, char *,char **,off_t,int,int);
1da177e4 1021
1da177e4 1022#endif
Empty description
This page took 0.472834 seconds and 4 git commands to generate.