]> Git Repo - linux.git/blame - drivers/reset/Kconfig
Merge tag 'v4.13-rc1' into patchwork
[linux.git] / drivers / reset / Kconfig
CommitLineData
61fc4131
PZ
1config ARCH_HAS_RESET_CONTROLLER
2 bool
3
4menuconfig RESET_CONTROLLER
5 bool "Reset Controller Support"
6 default y if ARCH_HAS_RESET_CONTROLLER
7 help
8 Generic Reset Controller support.
9
10 This framework is designed to abstract reset handling of devices
11 via GPIOs or SoC-internal reset controller modules.
12
13 If unsure, say no.
e5d76075 14
998cd463
MY
15if RESET_CONTROLLER
16
62700682
TT
17config RESET_A10SR
18 tristate "Altera Arria10 System Resource Reset"
19 depends on MFD_ALTERA_A10SR
20 help
21 This option enables support for the external reset functions for
22 peripheral PHYs on the Altera Arria10 System Resource Chip.
23
e27b4a6e
PZ
24config RESET_ATH79
25 bool "AR71xx Reset Driver" if COMPILE_TEST
26 default ATH79
27 help
28 This enables the ATH79 reset controller driver that supports the
29 AR71xx SoC reset controller.
30
70d467ea
PZ
31config RESET_BERLIN
32 bool "Berlin Reset Driver" if COMPILE_TEST
33 default ARCH_BERLIN
34 help
35 This enables the reset controller driver for Marvell Berlin SoCs.
36
2acb037f
LW
37config RESET_GEMINI
38 bool "Gemini Reset Driver" if COMPILE_TEST
39 default ARCH_GEMINI
40 select MFD_SYSCON
41 help
42 This enables the reset controller driver for Cortina Systems Gemini.
43
abf97755
AS
44config RESET_IMX7
45 bool "i.MX7 Reset Driver" if COMPILE_TEST
46 default SOC_IMX7D
47 select MFD_SYSCON
48 help
49 This enables the reset controller driver for i.MX7 SoCs.
50
cd7f4b81
PZ
51config RESET_LPC18XX
52 bool "LPC18xx/43xx Reset Driver" if COMPILE_TEST
53 default ARCH_LPC18XX
54 help
55 This enables the reset controller driver for NXP LPC18xx/43xx SoCs.
56
44336c24
PZ
57config RESET_MESON
58 bool "Meson Reset Driver" if COMPILE_TEST
59 default ARCH_MESON
60 help
61 This enables the reset driver for Amlogic Meson SoCs.
62
6e667fac
NA
63config RESET_OXNAS
64 bool
65
fab3f730
PZ
66config RESET_PISTACHIO
67 bool "Pistachio Reset Driver" if COMPILE_TEST
68 default MACH_PISTACHIO
69 help
70 This enables the reset driver for ImgTec Pistachio SoCs.
71
5c91407e
PZ
72config RESET_SOCFPGA
73 bool "SoCFPGA Reset Driver" if COMPILE_TEST
74 default ARCH_SOCFPGA
75 help
76 This enables the reset controller driver for Altera SoCFPGAs.
77
7e0e901d
PZ
78config RESET_STM32
79 bool "STM32 Reset Driver" if COMPILE_TEST
80 default ARCH_STM32
81 help
82 This enables the RCC reset controller driver for STM32 MCUs.
83
0ae08419
PZ
84config RESET_SUNXI
85 bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
86 default ARCH_SUNXI
87 help
88 This enables the reset driver for Allwinner SoCs.
89
28df169b
AD
90config RESET_TI_SCI
91 tristate "TI System Control Interface (TI-SCI) reset driver"
92 depends on TI_SCI_PROTOCOL
93 help
94 This enables the reset driver support over TI System Control Interface
95 available on some new TI's SoCs. If you wish to use reset resources
96 managed by the TI System Controller, say Y here. Otherwise, say N.
97
dd9bf863 98config RESET_TI_SYSCON
cc7c2bb1
AD
99 tristate "TI SYSCON Reset Driver"
100 depends on HAS_IOMEM
101 select MFD_SYSCON
102 help
103 This enables the reset driver support for TI devices with
104 memory-mapped reset registers as part of a syscon device node. If
105 you wish to use the reset framework for such memory-mapped devices,
106 say Y here. Otherwise, say N.
107
54e991b5
MY
108config RESET_UNIPHIER
109 tristate "Reset controller driver for UniPhier SoCs"
110 depends on ARCH_UNIPHIER || COMPILE_TEST
111 depends on OF && MFD_SYSCON
112 default ARCH_UNIPHIER
113 help
114 Support for reset controllers on UniPhier SoCs.
115 Say Y if you want to control reset signals provided by System Control
116 block, Media I/O block, Peripheral Block.
117
b38386f4
BX
118config RESET_ZX2967
119 bool "ZTE ZX2967 Reset Driver"
120 depends on ARCH_ZX || COMPILE_TEST
121 help
122 This enables the reset controller driver for ZTE's zx2967 family.
123
6f51b860
PZ
124config RESET_ZYNQ
125 bool "ZYNQ Reset Driver" if COMPILE_TEST
126 default ARCH_ZYNQ
127 help
128 This enables the reset controller driver for Xilinx Zynq SoCs.
129
e5d76075 130source "drivers/reset/sti/Kconfig"
f59d23c2 131source "drivers/reset/hisilicon/Kconfig"
dc606c52 132source "drivers/reset/tegra/Kconfig"
998cd463
MY
133
134endif
This page took 0.235092 seconds and 4 git commands to generate.