]>
Commit | Line | Data |
---|---|---|
c13c8260 CL |
1 | # |
2 | # DMA engine configuration | |
3 | # | |
4 | ||
2ed6dc34 | 5 | menuconfig DMADEVICES |
6d4f5879 | 6 | bool "DMA Engine support" |
04ce9ab3 | 7 | depends on HAS_DMA |
2ed6dc34 | 8 | help |
6d4f5879 HS |
9 | DMA engines can do asynchronous data transfers without |
10 | involving the host CPU. Currently, this framework can be | |
11 | used to offload memory copies in the network stack and | |
9c402f4e DW |
12 | RAID operations in the MD driver. This menu only presents |
13 | DMA Device drivers supported by the configured arch, it may | |
14 | be empty in some cases. | |
2ed6dc34 | 15 | |
6c664a89 LW |
16 | config DMADEVICES_DEBUG |
17 | bool "DMA Engine debugging" | |
18 | depends on DMADEVICES != n | |
19 | help | |
20 | This is an option for use by developers; most people should | |
21 | say N here. This enables DMA engine core and driver debugging. | |
22 | ||
23 | config DMADEVICES_VDEBUG | |
24 | bool "DMA Engine verbose debugging" | |
25 | depends on DMADEVICES_DEBUG != n | |
26 | help | |
27 | This is an option for use by developers; most people should | |
28 | say N here. This enables deeper (more verbose) debugging of | |
29 | the DMA engine core and drivers. | |
30 | ||
31 | ||
2ed6dc34 SN |
32 | if DMADEVICES |
33 | ||
34 | comment "DMA Devices" | |
35 | ||
3c216190 VK |
36 | #core |
37 | config ASYNC_TX_ENABLE_CHANNEL_SWITCH | |
38 | bool | |
95b4ecbf | 39 | |
3c216190 VK |
40 | config ARCH_HAS_ASYNC_TX_FIND_CHANNEL |
41 | bool | |
95b4ecbf | 42 | |
3c216190 | 43 | config DMA_ENGINE |
138f4c35 DW |
44 | bool |
45 | ||
3c216190 VK |
46 | config DMA_VIRTUAL_CHANNELS |
47 | tristate | |
48 | ||
49 | config DMA_ACPI | |
50 | def_bool y | |
51 | depends on ACPI | |
52 | ||
53 | config DMA_OF | |
54 | def_bool y | |
55 | depends on OF | |
56 | select DMA_ENGINE | |
57 | ||
58 | #devices | |
e8689e63 LW |
59 | config AMBA_PL08X |
60 | bool "ARM PrimeCell PL080 or PL081 support" | |
c6a0aec9 | 61 | depends on ARM_AMBA |
e8689e63 | 62 | select DMA_ENGINE |
083be28a | 63 | select DMA_VIRTUAL_CHANNELS |
e8689e63 LW |
64 | help |
65 | Platform has a PL08x DMAC device | |
66 | which can provide DMA engine support | |
67 | ||
3c216190 VK |
68 | config AMCC_PPC440SPE_ADMA |
69 | tristate "AMCC PPC440SPe ADMA support" | |
70 | depends on 440SPe || 440SP | |
2ed6dc34 | 71 | select DMA_ENGINE |
3cc377b9 | 72 | select DMA_ENGINE_RAID |
3c216190 | 73 | select ARCH_HAS_ASYNC_TX_FIND_CHANNEL |
5fc6d897 | 74 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
2ed6dc34 | 75 | help |
3c216190 | 76 | Enable support for the AMCC PPC440SPe RAID engines. |
2ed6dc34 | 77 | |
dc78baa2 NF |
78 | config AT_HDMAC |
79 | tristate "Atmel AHB DMA support" | |
f898fed0 | 80 | depends on ARCH_AT91 |
dc78baa2 NF |
81 | select DMA_ENGINE |
82 | help | |
f898fed0 | 83 | Support the Atmel AHB DMA controller. |
2ed6dc34 | 84 | |
e1f7c9ee LD |
85 | config AT_XDMAC |
86 | tristate "Atmel XDMA support" | |
6e5ae29b | 87 | depends on ARCH_AT91 |
e1f7c9ee LD |
88 | select DMA_ENGINE |
89 | help | |
90 | Support the Atmel XDMA controller. | |
2ed6dc34 | 91 | |
3c216190 VK |
92 | config AXI_DMAC |
93 | tristate "Analog Devices AXI-DMAC DMA support" | |
94 | depends on MICROBLAZE || NIOS2 || ARCH_ZYNQ || ARCH_SOCFPGA || COMPILE_TEST | |
2ed6dc34 | 95 | select DMA_ENGINE |
3c216190 | 96 | select DMA_VIRTUAL_CHANNELS |
2ed6dc34 | 97 | help |
3c216190 VK |
98 | Enable support for the Analog Devices AXI-DMAC peripheral. This DMA |
99 | controller is often used in Analog Device's reference designs for FPGA | |
100 | platforms. | |
c13c8260 | 101 | |
3c216190 VK |
102 | config COH901318 |
103 | bool "ST-Ericsson COH901318 DMA support" | |
104 | select DMA_ENGINE | |
6e450376 | 105 | depends on ARCH_U300 || COMPILE_TEST |
3c216190 VK |
106 | help |
107 | Enable support for ST-Ericsson COH 901 318 DMA. | |
108 | ||
109 | config DMA_BCM2835 | |
110 | tristate "BCM2835 DMA engine support" | |
111 | depends on ARCH_BCM2835 | |
112 | select DMA_ENGINE | |
113 | select DMA_VIRTUAL_CHANNELS | |
114 | ||
115 | config DMA_JZ4740 | |
116 | tristate "JZ4740 DMA support" | |
d78d6c07 | 117 | depends on MACH_JZ4740 || COMPILE_TEST |
3c216190 VK |
118 | select DMA_ENGINE |
119 | select DMA_VIRTUAL_CHANNELS | |
120 | ||
121 | config DMA_JZ4780 | |
122 | tristate "JZ4780 DMA support" | |
a952b287 | 123 | depends on MACH_JZ4780 || COMPILE_TEST |
667dfed9 AS |
124 | select DMA_ENGINE |
125 | select DMA_VIRTUAL_CHANNELS | |
126 | help | |
3c216190 VK |
127 | This selects support for the DMA controller in Ingenic JZ4780 SoCs. |
128 | If you have a board based on such a SoC and wish to use DMA for | |
129 | devices which can use the DMA controller, say Y or M here. | |
667dfed9 | 130 | |
3c216190 VK |
131 | config DMA_OMAP |
132 | tristate "OMAP DMA support" | |
54ff7a2d | 133 | depends on ARCH_OMAP || COMPILE_TEST |
3c216190 VK |
134 | select DMA_ENGINE |
135 | select DMA_VIRTUAL_CHANNELS | |
509cf0b8 | 136 | select TI_DMA_CROSSBAR if (SOC_DRA7XX || COMPILE_TEST) |
d5ea7b5e | 137 | |
3c216190 VK |
138 | config DMA_SA11X0 |
139 | tristate "SA-11x0 DMA support" | |
6947c3f2 | 140 | depends on ARCH_SA1100 || COMPILE_TEST |
dc78baa2 | 141 | select DMA_ENGINE |
3c216190 | 142 | select DMA_VIRTUAL_CHANNELS |
dc78baa2 | 143 | help |
3c216190 VK |
144 | Support the DMA engine found on Intel StrongARM SA-1100 and |
145 | SA-1110 SoCs. This DMA engine can only be used with on-chip | |
146 | devices. | |
dc78baa2 | 147 | |
3c216190 VK |
148 | config DMA_SUN4I |
149 | tristate "Allwinner A10 DMA SoCs support" | |
35271227 | 150 | depends on MACH_SUN4I || MACH_SUN5I || MACH_SUN7I |
3c216190 | 151 | default (MACH_SUN4I || MACH_SUN5I || MACH_SUN7I) |
e1f7c9ee | 152 | select DMA_ENGINE |
3c216190 | 153 | select DMA_VIRTUAL_CHANNELS |
e1f7c9ee | 154 | help |
3c216190 VK |
155 | Enable support for the DMA controller present in the sun4i, |
156 | sun5i and sun7i Allwinner ARM SoCs. | |
157 | ||
158 | config DMA_SUN6I | |
159 | tristate "Allwinner A31 SoCs DMA support" | |
160 | depends on MACH_SUN6I || MACH_SUN8I || COMPILE_TEST | |
161 | depends on RESET_CONTROLLER | |
162 | select DMA_ENGINE | |
163 | select DMA_VIRTUAL_CHANNELS | |
164 | help | |
165 | Support for the DMA engine first found in Allwinner A31 SoCs. | |
166 | ||
167 | config EP93XX_DMA | |
168 | bool "Cirrus Logic EP93xx DMA support" | |
49ad6d7d | 169 | depends on ARCH_EP93XX || COMPILE_TEST |
3c216190 VK |
170 | select DMA_ENGINE |
171 | help | |
172 | Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller. | |
e1f7c9ee | 173 | |
173acc7c | 174 | config FSL_DMA |
8de7a7d9 | 175 | tristate "Freescale Elo series DMA support" |
77cd62e8 | 176 | depends on FSL_SOC |
173acc7c | 177 | select DMA_ENGINE |
5fc6d897 | 178 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
173acc7c | 179 | ---help--- |
8de7a7d9 HZ |
180 | Enable support for the Freescale Elo series DMA controllers. |
181 | The Elo is the DMA controller on some mpc82xx and mpc83xx parts, the | |
182 | EloPlus is on mpc85xx and mpc86xx and Pxxx parts, and the Elo3 is on | |
183 | some Txxx and Bxxx parts. | |
173acc7c | 184 | |
3c216190 VK |
185 | config FSL_EDMA |
186 | tristate "Freescale eDMA engine support" | |
187 | depends on OF | |
188 | select DMA_ENGINE | |
189 | select DMA_VIRTUAL_CHANNELS | |
190 | help | |
191 | Support the Freescale eDMA engine with programmable channel | |
192 | multiplexing capability for DMA request sources(slot). | |
193 | This module can be found on Freescale Vybrid and LS-1 SoCs. | |
194 | ||
ad80da65 XS |
195 | config FSL_RAID |
196 | tristate "Freescale RAID engine Support" | |
197 | depends on FSL_SOC && !ASYNC_TX_ENABLE_CHANNEL_SWITCH | |
198 | select DMA_ENGINE | |
199 | select DMA_ENGINE_RAID | |
200 | ---help--- | |
201 | Enable support for Freescale RAID Engine. RAID Engine is | |
202 | available on some QorIQ SoCs (like P5020/P5040). It has | |
203 | the capability to offload memcpy, xor and pq computation | |
204 | for raid5/6. | |
205 | ||
3c216190 VK |
206 | config IMG_MDC_DMA |
207 | tristate "IMG MDC support" | |
208 | depends on MIPS || COMPILE_TEST | |
209 | depends on MFD_SYSCON | |
0fb6f739 | 210 | select DMA_ENGINE |
3c216190 VK |
211 | select DMA_VIRTUAL_CHANNELS |
212 | help | |
213 | Enable support for the IMG multi-threaded DMA controller (MDC). | |
9a322993 | 214 | |
3c216190 VK |
215 | config IMX_DMA |
216 | tristate "i.MX DMA support" | |
8e2d41f8 | 217 | depends on ARCH_MXC |
ff7b0479 | 218 | select DMA_ENGINE |
5296b56d | 219 | help |
3c216190 VK |
220 | Support the i.MX DMA engine. This engine is integrated into |
221 | Freescale i.MX1/21/27 chips. | |
ff7b0479 | 222 | |
3c216190 VK |
223 | config IMX_SDMA |
224 | tristate "i.MX SDMA support" | |
8e2d41f8 | 225 | depends on ARCH_MXC |
5296b56d | 226 | select DMA_ENGINE |
5296b56d | 227 | help |
3c216190 VK |
228 | Support the i.MX SDMA engine. This engine is integrated into |
229 | Freescale i.MX25/31/35/51/53/6 chips. | |
5296b56d | 230 | |
9ab8b4e7 | 231 | config INTEL_IDMA64 |
35271227 LT |
232 | tristate "Intel integrated DMA 64-bit support" |
233 | select DMA_ENGINE | |
234 | select DMA_VIRTUAL_CHANNELS | |
5296b56d | 235 | help |
35271227 LT |
236 | Enable DMA support for Intel Low Power Subsystem such as found on |
237 | Intel Skylake PCH. | |
5296b56d | 238 | |
3c216190 VK |
239 | config INTEL_IOATDMA |
240 | tristate "Intel I/OAT DMA support" | |
241 | depends on PCI && X86_64 | |
a57e16cf | 242 | select DMA_ENGINE |
3c216190 VK |
243 | select DMA_ENGINE_RAID |
244 | select DCA | |
a57e16cf | 245 | help |
3c216190 VK |
246 | Enable support for the Intel(R) I/OAT DMA engine present |
247 | in recent Intel Xeon chipsets. | |
a57e16cf | 248 | |
3c216190 VK |
249 | Say Y here if you have such a chipset. |
250 | ||
251 | If unsure, say N. | |
252 | ||
253 | config INTEL_IOP_ADMA | |
254 | tristate "Intel IOP ADMA support" | |
255 | depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_IOP13XX | |
ea76f0b3 | 256 | select DMA_ENGINE |
3c216190 | 257 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH |
ea76f0b3 | 258 | help |
3c216190 | 259 | Enable support for the Intel(R) IOP Series RAID engines. |
ea76f0b3 | 260 | |
3c216190 VK |
261 | config INTEL_MIC_X100_DMA |
262 | tristate "Intel MIC X100 DMA Driver" | |
263 | depends on 64BIT && X86 && INTEL_MIC_BUS | |
ec8a1586 LD |
264 | select DMA_ENGINE |
265 | help | |
3c216190 VK |
266 | This enables DMA support for the Intel Many Integrated Core |
267 | (MIC) family of PCIe form factor coprocessor X100 devices that | |
268 | run a 64 bit Linux OS. This driver will be used by both MIC | |
269 | host and card drivers. | |
ec8a1586 | 270 | |
3c216190 VK |
271 | If you are building host kernel with a MIC device or a card |
272 | kernel for a MIC device, then say M (recommended) or Y, else | |
273 | say N. If unsure say N. | |
274 | ||
275 | More information about the Intel MIC family as well as the Linux | |
276 | OS and tools for MIC to use with this driver are available from | |
277 | <http://software.intel.com/en-us/mic-developer>. | |
278 | ||
279 | config K3_DMA | |
280 | tristate "Hisilicon K3 DMA support" | |
e39a2329 | 281 | depends on ARCH_HI3xxx || ARCH_HISI || COMPILE_TEST |
ddeccb8d HS |
282 | select DMA_ENGINE |
283 | select DMA_VIRTUAL_CHANNELS | |
284 | help | |
3c216190 VK |
285 | Support the DMA engine for Hisilicon K3 platform |
286 | devices. | |
ddeccb8d | 287 | |
3c216190 VK |
288 | config LPC18XX_DMAMUX |
289 | bool "NXP LPC18xx/43xx DMA MUX for PL080" | |
290 | depends on ARCH_LPC18XX || COMPILE_TEST | |
291 | depends on OF && AMBA_PL08X | |
292 | select MFD_SYSCON | |
293 | help | |
294 | Enable support for DMA on NXP LPC18xx/43xx platforms | |
295 | with PL080 and multiplexed DMA request lines. | |
d8902adc | 296 | |
3c216190 VK |
297 | config MMP_PDMA |
298 | bool "MMP PDMA support" | |
cd3a792a | 299 | depends on ARCH_MMP || ARCH_PXA || COMPILE_TEST |
61f135b9 | 300 | select DMA_ENGINE |
61f135b9 | 301 | help |
3c216190 | 302 | Support the MMP PDMA engine for PXA and MMP platform. |
61f135b9 | 303 | |
3c216190 VK |
304 | config MMP_TDMA |
305 | bool "MMP Two-Channel DMA support" | |
93d05f1e | 306 | depends on ARCH_MMP || COMPILE_TEST |
8d318a50 | 307 | select DMA_ENGINE |
93d05f1e | 308 | select MMP_SRAM if ARCH_MMP |
8d318a50 | 309 | help |
3c216190 VK |
310 | Support the MMP Two-Channel DMA engine. |
311 | This engine used for MMP Audio DMA and pxa910 SQU. | |
312 | It needs sram driver under mach-mmp. | |
8d318a50 | 313 | |
3c216190 VK |
314 | config MOXART_DMA |
315 | tristate "MOXART DMA support" | |
316 | depends on ARCH_MOXART | |
12458ea0 | 317 | select DMA_ENGINE |
3c216190 | 318 | select DMA_VIRTUAL_CHANNELS |
12458ea0 | 319 | help |
3c216190 VK |
320 | Enable support for the MOXA ART SoC DMA controller. |
321 | ||
322 | Say Y here if you enabled MMP ADMA, otherwise say N. | |
12458ea0 | 323 | |
3c216190 VK |
324 | config MPC512X_DMA |
325 | tristate "Freescale MPC512x built-in DMA engine support" | |
326 | depends on PPC_MPC512x || PPC_MPC831x | |
de5d4453 | 327 | select DMA_ENGINE |
3c216190 VK |
328 | ---help--- |
329 | Enable support for the Freescale MPC512x built-in DMA engine. | |
de5d4453 | 330 | |
3c216190 VK |
331 | config MV_XOR |
332 | bool "Marvell XOR engine support" | |
c39290a1 | 333 | depends on PLAT_ORION || ARCH_MVEBU || COMPILE_TEST |
ca21a146 | 334 | select DMA_ENGINE |
3c216190 VK |
335 | select DMA_ENGINE_RAID |
336 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH | |
337 | ---help--- | |
338 | Enable support for the Marvell XOR engine. | |
ca21a146 | 339 | |
19a340b1 TP |
340 | config MV_XOR_V2 |
341 | bool "Marvell XOR engine version 2 support " | |
342 | depends on ARM64 | |
343 | select DMA_ENGINE | |
344 | select DMA_ENGINE_RAID | |
345 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH | |
346 | select GENERIC_MSI_IRQ_DOMAIN | |
347 | ---help--- | |
348 | Enable support for the Marvell version 2 XOR engine. | |
349 | ||
350 | This engine provides acceleration for copy, XOR and RAID6 | |
351 | operations, and is available on Marvell Armada 7K and 8K | |
352 | platforms. | |
353 | ||
3c216190 VK |
354 | config MXS_DMA |
355 | bool "MXS DMA support" | |
a02eb37a | 356 | depends on SOC_IMX23 || SOC_IMX28 || SOC_IMX6Q || SOC_IMX6UL |
3c216190 | 357 | select STMP_DEVICE |
ca21a146 RY |
358 | select DMA_ENGINE |
359 | help | |
3c216190 | 360 | Support the MXS DMA engine. This engine including APBH-DMA |
a02eb37a LW |
361 | and APBX-DMA is integrated into Freescale |
362 | i.MX23/28/MX6Q/MX6DL/MX6UL chips. | |
ca21a146 | 363 | |
3c216190 VK |
364 | config MX3_IPU |
365 | bool "MX3x Image Processing Unit support" | |
366 | depends on ARCH_MXC | |
c2dde5f8 | 367 | select DMA_ENGINE |
3c216190 | 368 | default y |
c2dde5f8 | 369 | help |
3c216190 VK |
370 | If you plan to use the Image Processing unit in the i.MX3x, say |
371 | Y here. If unsure, select Y. | |
a074ae38 | 372 | |
3c216190 VK |
373 | config MX3_IPU_IRQS |
374 | int "Number of dynamically mapped interrupts for IPU" | |
375 | depends on MX3_IPU | |
376 | range 2 137 | |
377 | default 4 | |
378 | help | |
379 | Out of 137 interrupt sources on i.MX31 IPU only very few are used. | |
380 | To avoid bloating the irq_desc[] array we allocate a sufficient | |
381 | number of IRQ slots and map them dynamically to specific sources. | |
12458ea0 | 382 | |
3c216190 VK |
383 | config NBPFAXI_DMA |
384 | tristate "Renesas Type-AXI NBPF DMA support" | |
b3040e40 | 385 | select DMA_ENGINE |
3c216190 | 386 | depends on ARM || COMPILE_TEST |
b3040e40 | 387 | help |
3c216190 | 388 | Support for "Type-AXI" NBPF DMA IPs from Renesas |
b3040e40 | 389 | |
0c42bd0e | 390 | config PCH_DMA |
ca7fe2db | 391 | tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA" |
4828b493 | 392 | depends on PCI && (X86_32 || COMPILE_TEST) |
0c42bd0e YW |
393 | select DMA_ENGINE |
394 | help | |
2cdf2455 TM |
395 | Enable support for Intel EG20T PCH DMA engine. |
396 | ||
e79e72be | 397 | This driver also can be used for LAPIS Semiconductor IOH(Input/ |
ca7fe2db TM |
398 | Output Hub), ML7213, ML7223 and ML7831. |
399 | ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is | |
400 | for MP(Media Phone) use and ML7831 IOH is for general purpose use. | |
401 | ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series. | |
402 | ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH. | |
0c42bd0e | 403 | |
3c216190 VK |
404 | config PL330_DMA |
405 | tristate "DMA API Driver for PL330" | |
1ec1e82f | 406 | select DMA_ENGINE |
3c216190 | 407 | depends on ARM_AMBA |
1ec1e82f | 408 | help |
3c216190 VK |
409 | Select if your platform has one or more PL330 DMACs. |
410 | You need to provide platform specific settings via | |
411 | platform_data for a dma-pl330 device. | |
1ec1e82f | 412 | |
3c216190 VK |
413 | config PXA_DMA |
414 | bool "PXA DMA support" | |
415 | depends on (ARCH_MMP || ARCH_PXA) | |
1f1846c6 | 416 | select DMA_ENGINE |
3c216190 | 417 | select DMA_VIRTUAL_CHANNELS |
1f1846c6 | 418 | help |
3c216190 VK |
419 | Support the DMA engine for PXA. It is also compatible with MMP PDMA |
420 | platform. The internal DMA IP of all PXA variants is supported, with | |
421 | 16 to 32 channels for peripheral to memory or memory to memory | |
422 | transfers. | |
1f1846c6 | 423 | |
3c216190 VK |
424 | config SIRF_DMA |
425 | tristate "CSR SiRFprimaII/SiRFmarco DMA support" | |
426 | depends on ARCH_SIRF | |
a580b8c5 SG |
427 | select DMA_ENGINE |
428 | help | |
3c216190 | 429 | Enable support for the CSR SiRFprimaII DMA engine. |
a580b8c5 | 430 | |
3c216190 VK |
431 | config STE_DMA40 |
432 | bool "ST-Ericsson DMA40 support" | |
433 | depends on ARCH_U8500 | |
760ee1c4 MW |
434 | select DMA_ENGINE |
435 | help | |
3c216190 | 436 | Support for ST-Ericsson DMA40 controller |
760ee1c4 | 437 | |
d8b46839 CM |
438 | config STM32_DMA |
439 | bool "STMicroelectronics STM32 DMA support" | |
4fbf3717 | 440 | depends on ARCH_STM32 || COMPILE_TEST |
d8b46839 | 441 | select DMA_ENGINE |
d8b46839 CM |
442 | select DMA_VIRTUAL_CHANNELS |
443 | help | |
444 | Enable support for the on-chip DMA controller on STMicroelectronics | |
445 | STM32 MCUs. | |
446 | If you have a board based on such a MCU and wish to use DMA say Y or M | |
447 | here. | |
448 | ||
3c216190 | 449 | config S3C24XX_DMAC |
9bdca822 | 450 | bool "Samsung S3C24XX DMA support" |
1609db6f | 451 | depends on ARCH_S3C24XX || COMPILE_TEST |
6365bead | 452 | select DMA_ENGINE |
50437bff | 453 | select DMA_VIRTUAL_CHANNELS |
6365bead | 454 | help |
3c216190 VK |
455 | Support for the Samsung S3C24XX DMA controller driver. The |
456 | DMA controller is having multiple DMA channels which can be | |
457 | configured for different peripherals like audio, UART, SPI. | |
458 | The DMA controller can transfer data from memory to peripheral, | |
459 | periphal to memory, periphal to periphal and memory to memory. | |
6365bead | 460 | |
3c216190 VK |
461 | config TXX9_DMAC |
462 | tristate "Toshiba TXx9 SoC DMA support" | |
463 | depends on MACH_TX49XX || MACH_TX39XX | |
c6da0ba8 ZG |
464 | select DMA_ENGINE |
465 | help | |
3c216190 VK |
466 | Support the TXx9 SoC internal DMA controller. This can be |
467 | integrated in chips such as the Toshiba TX4927/38/39. | |
c6da0ba8 | 468 | |
3c216190 VK |
469 | config TEGRA20_APB_DMA |
470 | bool "NVIDIA Tegra20 APB DMA support" | |
471 | depends on ARCH_TEGRA | |
7bedaa55 | 472 | select DMA_ENGINE |
3c216190 VK |
473 | help |
474 | Support for the NVIDIA Tegra20 APB DMA controller driver. The | |
475 | DMA controller is having multiple DMA channel which can be | |
476 | configured for different peripherals like audio, UART, SPI, | |
477 | I2C etc which is in APB bus. | |
478 | This DMA controller transfers data from memory to peripheral fifo | |
479 | or vice versa. It does not support memory to memory data transfer. | |
7bedaa55 | 480 | |
f46b1957 JH |
481 | config TEGRA210_ADMA |
482 | bool "NVIDIA Tegra210 ADMA support" | |
4cd16941 | 483 | depends on (ARCH_TEGRA_210_SOC || COMPILE_TEST) && PM_CLK |
f46b1957 JH |
484 | select DMA_ENGINE |
485 | select DMA_VIRTUAL_CHANNELS | |
f46b1957 JH |
486 | help |
487 | Support for the NVIDIA Tegra210 ADMA controller driver. The | |
488 | DMA controller has multiple DMA channels and is used to service | |
489 | various audio clients in the Tegra210 audio processing engine | |
490 | (APE). This DMA controller transfers data from memory to | |
491 | peripheral and vice versa. It does not support memory to | |
492 | memory data transfer. | |
493 | ||
3c216190 VK |
494 | config TIMB_DMA |
495 | tristate "Timberdale FPGA DMA support" | |
4aa258af | 496 | depends on MFD_TIMBERDALE || COMPILE_TEST |
96286b57 | 497 | select DMA_ENGINE |
3c216190 VK |
498 | help |
499 | Enable support for the Timberdale FPGA DMA engine. | |
96286b57 | 500 | |
9b3452d1 SAS |
501 | config TI_CPPI41 |
502 | tristate "AM33xx CPPI41 DMA support" | |
503 | depends on ARCH_OMAP | |
504 | select DMA_ENGINE | |
505 | help | |
506 | The Communications Port Programming Interface (CPPI) 4.1 DMA engine | |
507 | is currently used by the USB driver on AM335x platforms. | |
508 | ||
3c216190 VK |
509 | config TI_DMA_CROSSBAR |
510 | bool | |
d894fc60 | 511 | |
3c216190 VK |
512 | config TI_EDMA |
513 | bool "TI EDMA support" | |
c5df3572 | 514 | depends on ARCH_DAVINCI || ARCH_OMAP || ARCH_KEYSTONE || COMPILE_TEST |
8e6152bc ZG |
515 | select DMA_ENGINE |
516 | select DMA_VIRTUAL_CHANNELS | |
509cf0b8 | 517 | select TI_DMA_CROSSBAR if (ARCH_OMAP || COMPILE_TEST) |
3c216190 | 518 | default n |
8e6152bc | 519 | help |
3c216190 VK |
520 | Enable support for the TI EDMA controller. This DMA |
521 | engine is found on TI DaVinci and AM33xx parts. | |
8e6152bc | 522 | |
3c216190 VK |
523 | config XGENE_DMA |
524 | tristate "APM X-Gene DMA support" | |
525 | depends on ARCH_XGENE || COMPILE_TEST | |
d6be34fb | 526 | select DMA_ENGINE |
3c216190 VK |
527 | select DMA_ENGINE_RAID |
528 | select ASYNC_TX_ENABLE_CHANNEL_SWITCH | |
d6be34fb | 529 | help |
3c216190 | 530 | Enable support for the APM X-Gene SoC DMA engine. |
5f9e685a | 531 | |
fde57a7c KA |
532 | config XILINX_DMA |
533 | tristate "Xilinx AXI DMAS Engine" | |
b72db400 | 534 | depends on (ARCH_ZYNQ || MICROBLAZE || ARM64) |
9cd4360d ST |
535 | select DMA_ENGINE |
536 | help | |
537 | Enable support for Xilinx AXI VDMA Soft IP. | |
538 | ||
fde57a7c | 539 | AXI VDMA engine provides high-bandwidth direct memory access |
9cd4360d ST |
540 | between memory and AXI4-Stream video type target |
541 | peripherals including peripherals which support AXI4- | |
542 | Stream Video Protocol. It has two stream interfaces/ | |
543 | channels, Memory Mapped to Stream (MM2S) and Stream to | |
544 | Memory Mapped (S2MM) for the data transfers. | |
fde57a7c KA |
545 | AXI CDMA engine provides high-bandwidth direct memory access |
546 | between a memory-mapped source address and a memory-mapped | |
547 | destination address. | |
548 | AXI DMA engine provides high-bandwidth one dimensional direct | |
549 | memory access between memory and AXI4-Stream target peripherals. | |
9cd4360d | 550 | |
b0cc417c KA |
551 | config XILINX_ZYNQMP_DMA |
552 | tristate "Xilinx ZynqMP DMA Engine" | |
553 | depends on (ARCH_ZYNQ || MICROBLAZE || ARM64) | |
554 | select DMA_ENGINE | |
555 | help | |
556 | Enable support for Xilinx ZynqMP DMA controller. | |
9cd4360d | 557 | |
e3fa9841 JN |
558 | config ZX_DMA |
559 | tristate "ZTE ZX296702 DMA support" | |
854d4bd2 | 560 | depends on ARCH_ZX || COMPILE_TEST |
5689ba7f AB |
561 | select DMA_ENGINE |
562 | select DMA_VIRTUAL_CHANNELS | |
563 | help | |
e3fa9841 | 564 | Support the DMA engine for ZTE ZX296702 platform devices. |
5689ba7f | 565 | |
9f2fd0df | 566 | |
3c216190 VK |
567 | # driver files |
568 | source "drivers/dma/bestcomm/Kconfig" | |
c13c8260 | 569 | |
d9b31efc SK |
570 | source "drivers/dma/qcom/Kconfig" |
571 | ||
3c216190 | 572 | source "drivers/dma/dw/Kconfig" |
50437bff | 573 | |
3c216190 | 574 | source "drivers/dma/hsu/Kconfig" |
1b2e98bc | 575 | |
3c216190 | 576 | source "drivers/dma/sh/Kconfig" |
5fa422c9 | 577 | |
3c216190 | 578 | # clients |
db217334 | 579 | comment "DMA Clients" |
2ed6dc34 | 580 | depends on DMA_ENGINE |
db217334 | 581 | |
729b5d1b DW |
582 | config ASYNC_TX_DMA |
583 | bool "Async_tx: Offload support for the async_tx api" | |
9a8de639 | 584 | depends on DMA_ENGINE |
729b5d1b DW |
585 | help |
586 | This allows the async_tx api to take advantage of offload engines for | |
587 | memcpy, memset, xor, and raid6 p+q operations. If your platform has | |
588 | a dma engine that can perform raid operations and you have enabled | |
589 | MD_RAID456 say Y. | |
590 | ||
591 | If unsure, say N. | |
592 | ||
4a776f0a HS |
593 | config DMATEST |
594 | tristate "DMA Test client" | |
595 | depends on DMA_ENGINE | |
596 | help | |
597 | Simple DMA test client. Say N unless you're debugging a | |
598 | DMA Device driver. | |
599 | ||
3cc377b9 DW |
600 | config DMA_ENGINE_RAID |
601 | bool | |
602 | ||
2ed6dc34 | 603 | endif |