]> Git Repo - linux.git/blame - sound/soc/codecs/wm_adsp.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 3.13-rc1
[linux.git] / sound / soc / codecs / wm_adsp.c
CommitLineData
2159ad93
MB		 1/*
2 * wm_adsp.c -- Wolfson ADSP support
3 *
4 * Copyright 2012 Wolfson Microelectronics plc
5 *
6 * Author: Mark Brown <[email protected]>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#include <linux/module.h>
14#include <linux/moduleparam.h>
15#include <linux/init.h>
16#include <linux/delay.h>
17#include <linux/firmware.h>
cf17c83c 18#include <linux/list.h>
2159ad93
MB		 19#include <linux/pm.h>
20#include <linux/pm_runtime.h>
21#include <linux/regmap.h>
973838a0 22#include <linux/regulator/consumer.h>
2159ad93 23#include <linux/slab.h>
6ab2b7b4 24#include <linux/workqueue.h>
2159ad93
MB		 25#include <sound/core.h>
26#include <sound/pcm.h>
27#include <sound/pcm_params.h>
28#include <sound/soc.h>
29#include <sound/jack.h>
30#include <sound/initval.h>
31#include <sound/tlv.h>
32
33#include <linux/mfd/arizona/registers.h>
34
dc91428a 35#include "arizona.h"
2159ad93
MB		 36#include "wm_adsp.h"
37
38#define adsp_crit(_dsp, fmt, ...) \
39 dev_crit(_dsp->dev, "DSP%d: " fmt, _dsp->num, ##__VA_ARGS__)
40#define adsp_err(_dsp, fmt, ...) \
41 dev_err(_dsp->dev, "DSP%d: " fmt, _dsp->num, ##__VA_ARGS__)
42#define adsp_warn(_dsp, fmt, ...) \
43 dev_warn(_dsp->dev, "DSP%d: " fmt, _dsp->num, ##__VA_ARGS__)
44#define adsp_info(_dsp, fmt, ...) \
45 dev_info(_dsp->dev, "DSP%d: " fmt, _dsp->num, ##__VA_ARGS__)
46#define adsp_dbg(_dsp, fmt, ...) \
47 dev_dbg(_dsp->dev, "DSP%d: " fmt, _dsp->num, ##__VA_ARGS__)
48
49#define ADSP1_CONTROL_1 0x00
50#define ADSP1_CONTROL_2 0x02
51#define ADSP1_CONTROL_3 0x03
52#define ADSP1_CONTROL_4 0x04
53#define ADSP1_CONTROL_5 0x06
54#define ADSP1_CONTROL_6 0x07
55#define ADSP1_CONTROL_7 0x08
56#define ADSP1_CONTROL_8 0x09
57#define ADSP1_CONTROL_9 0x0A
58#define ADSP1_CONTROL_10 0x0B
59#define ADSP1_CONTROL_11 0x0C
60#define ADSP1_CONTROL_12 0x0D
61#define ADSP1_CONTROL_13 0x0F
62#define ADSP1_CONTROL_14 0x10
63#define ADSP1_CONTROL_15 0x11
64#define ADSP1_CONTROL_16 0x12
65#define ADSP1_CONTROL_17 0x13
66#define ADSP1_CONTROL_18 0x14
67#define ADSP1_CONTROL_19 0x16
68#define ADSP1_CONTROL_20 0x17
69#define ADSP1_CONTROL_21 0x18
70#define ADSP1_CONTROL_22 0x1A
71#define ADSP1_CONTROL_23 0x1B
72#define ADSP1_CONTROL_24 0x1C
73#define ADSP1_CONTROL_25 0x1E
74#define ADSP1_CONTROL_26 0x20
75#define ADSP1_CONTROL_27 0x21
76#define ADSP1_CONTROL_28 0x22
77#define ADSP1_CONTROL_29 0x23
78#define ADSP1_CONTROL_30 0x24
79#define ADSP1_CONTROL_31 0x26
80
81/*
82 * ADSP1 Control 19
83 */
84#define ADSP1_WDMA_BUFFER_LENGTH_MASK 0x00FF /* DSP1_WDMA_BUFFER_LENGTH - [7:0] */
85#define ADSP1_WDMA_BUFFER_LENGTH_SHIFT 0 /* DSP1_WDMA_BUFFER_LENGTH - [7:0] */
86#define ADSP1_WDMA_BUFFER_LENGTH_WIDTH 8 /* DSP1_WDMA_BUFFER_LENGTH - [7:0] */
87
88
89/*
90 * ADSP1 Control 30
91 */
92#define ADSP1_DBG_CLK_ENA 0x0008 /* DSP1_DBG_CLK_ENA */
93#define ADSP1_DBG_CLK_ENA_MASK 0x0008 /* DSP1_DBG_CLK_ENA */
94#define ADSP1_DBG_CLK_ENA_SHIFT 3 /* DSP1_DBG_CLK_ENA */
95#define ADSP1_DBG_CLK_ENA_WIDTH 1 /* DSP1_DBG_CLK_ENA */
96#define ADSP1_SYS_ENA 0x0004 /* DSP1_SYS_ENA */
97#define ADSP1_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */
98#define ADSP1_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */
99#define ADSP1_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */
100#define ADSP1_CORE_ENA 0x0002 /* DSP1_CORE_ENA */
101#define ADSP1_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */
102#define ADSP1_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */
103#define ADSP1_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */
104#define ADSP1_START 0x0001 /* DSP1_START */
105#define ADSP1_START_MASK 0x0001 /* DSP1_START */
106#define ADSP1_START_SHIFT 0 /* DSP1_START */
107#define ADSP1_START_WIDTH 1 /* DSP1_START */
108
94e205bf
CR		 109/*
110 * ADSP1 Control 31
111 */
112#define ADSP1_CLK_SEL_MASK 0x0007 /* CLK_SEL_ENA */
113#define ADSP1_CLK_SEL_SHIFT 0 /* CLK_SEL_ENA */
114#define ADSP1_CLK_SEL_WIDTH 3 /* CLK_SEL_ENA */
115
2d30b575
MB		 116#define ADSP2_CONTROL 0x0
117#define ADSP2_CLOCKING 0x1
118#define ADSP2_STATUS1 0x4
119#define ADSP2_WDMA_CONFIG_1 0x30
120#define ADSP2_WDMA_CONFIG_2 0x31
121#define ADSP2_RDMA_CONFIG_1 0x34
2159ad93
MB		 122
123/*
124 * ADSP2 Control
125 */
126
127#define ADSP2_MEM_ENA 0x0010 /* DSP1_MEM_ENA */
128#define ADSP2_MEM_ENA_MASK 0x0010 /* DSP1_MEM_ENA */
129#define ADSP2_MEM_ENA_SHIFT 4 /* DSP1_MEM_ENA */
130#define ADSP2_MEM_ENA_WIDTH 1 /* DSP1_MEM_ENA */
131#define ADSP2_SYS_ENA 0x0004 /* DSP1_SYS_ENA */
132#define ADSP2_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */
133#define ADSP2_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */
134#define ADSP2_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */
135#define ADSP2_CORE_ENA 0x0002 /* DSP1_CORE_ENA */
136#define ADSP2_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */
137#define ADSP2_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */
138#define ADSP2_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */
139#define ADSP2_START 0x0001 /* DSP1_START */
140#define ADSP2_START_MASK 0x0001 /* DSP1_START */
141#define ADSP2_START_SHIFT 0 /* DSP1_START */
142#define ADSP2_START_WIDTH 1 /* DSP1_START */
143
973838a0
MB		 144/*
145 * ADSP2 clocking
146 */
147#define ADSP2_CLK_SEL_MASK 0x0007 /* CLK_SEL_ENA */
148#define ADSP2_CLK_SEL_SHIFT 0 /* CLK_SEL_ENA */
149#define ADSP2_CLK_SEL_WIDTH 3 /* CLK_SEL_ENA */
150
2159ad93
MB		 151/*
152 * ADSP2 Status 1
153 */
154#define ADSP2_RAM_RDY 0x0001
155#define ADSP2_RAM_RDY_MASK 0x0001
156#define ADSP2_RAM_RDY_SHIFT 0
157#define ADSP2_RAM_RDY_WIDTH 1
158
cf17c83c
MB		 159struct wm_adsp_buf {
160 struct list_head list;
161 void *buf;
162};
163
164static struct wm_adsp_buf *wm_adsp_buf_alloc(const void *src, size_t len,
165 struct list_head *list)
166{
167 struct wm_adsp_buf *buf = kzalloc(sizeof(*buf), GFP_KERNEL);
168
169 if (buf == NULL)
170 return NULL;
171
172 buf->buf = kmemdup(src, len, GFP_KERNEL | GFP_DMA);
173 if (!buf->buf) {
174 kfree(buf);
175 return NULL;
176 }
177
178 if (list)
179 list_add_tail(&buf->list, list);
180
181 return buf;
182}
183
184static void wm_adsp_buf_free(struct list_head *list)
185{
186 while (!list_empty(list)) {
187 struct wm_adsp_buf *buf = list_first_entry(list,
188 struct wm_adsp_buf,
189 list);
190 list_del(&buf->list);
191 kfree(buf->buf);
192 kfree(buf);
193 }
194}
195
36e8fe99 196#define WM_ADSP_NUM_FW 4
1023dbd9 197
dd84f925
MB		 198#define WM_ADSP_FW_MBC_VSS 0
199#define WM_ADSP_FW_TX 1
200#define WM_ADSP_FW_TX_SPK 2
201#define WM_ADSP_FW_RX_ANC 3
202
1023dbd9 203static const char *wm_adsp_fw_text[WM_ADSP_NUM_FW] = {
dd84f925
MB		 204 [WM_ADSP_FW_MBC_VSS] = "MBC/VSS",
205 [WM_ADSP_FW_TX] = "Tx",
206 [WM_ADSP_FW_TX_SPK] = "Tx Speaker",
207 [WM_ADSP_FW_RX_ANC] = "Rx ANC",
1023dbd9
MB		 208};
209
210static struct {
211 const char *file;
212} wm_adsp_fw[WM_ADSP_NUM_FW] = {
dd84f925
MB		 213 [WM_ADSP_FW_MBC_VSS] = { .file = "mbc-vss" },
214 [WM_ADSP_FW_TX] = { .file = "tx" },
215 [WM_ADSP_FW_TX_SPK] = { .file = "tx-spk" },
216 [WM_ADSP_FW_RX_ANC] = { .file = "rx-anc" },
1023dbd9
MB		 217};
218
6ab2b7b4
DP		 219struct wm_coeff_ctl_ops {
220 int (*xget)(struct snd_kcontrol *kcontrol,
221 struct snd_ctl_elem_value *ucontrol);
222 int (*xput)(struct snd_kcontrol *kcontrol,
223 struct snd_ctl_elem_value *ucontrol);
224 int (*xinfo)(struct snd_kcontrol *kcontrol,
225 struct snd_ctl_elem_info *uinfo);
226};
227
6ab2b7b4
DP		 228struct wm_coeff_ctl {
229 const char *name;
6ab2b7b4
DP		 230 struct wm_adsp_alg_region region;
231 struct wm_coeff_ctl_ops ops;
232 struct wm_adsp *adsp;
233 void *private;
234 unsigned int enabled:1;
235 struct list_head list;
236 void *cache;
237 size_t len;
0c2e3f34 238 unsigned int set:1;
6ab2b7b4
DP		 239 struct snd_kcontrol *kcontrol;
240};
241
1023dbd9
MB		 242static int wm_adsp_fw_get(struct snd_kcontrol *kcontrol,
243 struct snd_ctl_elem_value *ucontrol)
244{
245 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
246 struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
247 struct wm_adsp *adsp = snd_soc_codec_get_drvdata(codec);
248
249 ucontrol->value.integer.value[0] = adsp[e->shift_l].fw;
250
251 return 0;
252}
253
254static int wm_adsp_fw_put(struct snd_kcontrol *kcontrol,
255 struct snd_ctl_elem_value *ucontrol)
256{
257 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
258 struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
259 struct wm_adsp *adsp = snd_soc_codec_get_drvdata(codec);
260
261 if (ucontrol->value.integer.value[0] == adsp[e->shift_l].fw)
262 return 0;
263
264 if (ucontrol->value.integer.value[0] >= WM_ADSP_NUM_FW)
265 return -EINVAL;
266
267 if (adsp[e->shift_l].running)
268 return -EBUSY;
269
31522764 270 adsp[e->shift_l].fw = ucontrol->value.integer.value[0];
1023dbd9
MB		 271
272 return 0;
273}
274
275static const struct soc_enum wm_adsp_fw_enum[] = {
276 SOC_ENUM_SINGLE(0, 0, ARRAY_SIZE(wm_adsp_fw_text), wm_adsp_fw_text),
277 SOC_ENUM_SINGLE(0, 1, ARRAY_SIZE(wm_adsp_fw_text), wm_adsp_fw_text),
278 SOC_ENUM_SINGLE(0, 2, ARRAY_SIZE(wm_adsp_fw_text), wm_adsp_fw_text),
279 SOC_ENUM_SINGLE(0, 3, ARRAY_SIZE(wm_adsp_fw_text), wm_adsp_fw_text),
280};
281
b6ed61cf 282const struct snd_kcontrol_new wm_adsp1_fw_controls[] = {
1023dbd9
MB		 283 SOC_ENUM_EXT("DSP1 Firmware", wm_adsp_fw_enum[0],
284 wm_adsp_fw_get, wm_adsp_fw_put),
285 SOC_ENUM_EXT("DSP2 Firmware", wm_adsp_fw_enum[1],
286 wm_adsp_fw_get, wm_adsp_fw_put),
287 SOC_ENUM_EXT("DSP3 Firmware", wm_adsp_fw_enum[2],
288 wm_adsp_fw_get, wm_adsp_fw_put),
b6ed61cf
MB		 289};
290EXPORT_SYMBOL_GPL(wm_adsp1_fw_controls);
291
292#if IS_ENABLED(CONFIG_SND_SOC_ARIZONA)
293static const struct soc_enum wm_adsp2_rate_enum[] = {
dc91428a
MB		 294 SOC_VALUE_ENUM_SINGLE(ARIZONA_DSP1_CONTROL_1,
295 ARIZONA_DSP1_RATE_SHIFT, 0xf,
296 ARIZONA_RATE_ENUM_SIZE,
297 arizona_rate_text, arizona_rate_val),
298 SOC_VALUE_ENUM_SINGLE(ARIZONA_DSP2_CONTROL_1,
299 ARIZONA_DSP1_RATE_SHIFT, 0xf,
300 ARIZONA_RATE_ENUM_SIZE,
301 arizona_rate_text, arizona_rate_val),
302 SOC_VALUE_ENUM_SINGLE(ARIZONA_DSP3_CONTROL_1,
303 ARIZONA_DSP1_RATE_SHIFT, 0xf,
304 ARIZONA_RATE_ENUM_SIZE,
305 arizona_rate_text, arizona_rate_val),
5be9c5b4 306 SOC_VALUE_ENUM_SINGLE(ARIZONA_DSP4_CONTROL_1,
dc91428a
MB		 307 ARIZONA_DSP1_RATE_SHIFT, 0xf,
308 ARIZONA_RATE_ENUM_SIZE,
309 arizona_rate_text, arizona_rate_val),
310};
311
b6ed61cf 312const struct snd_kcontrol_new wm_adsp2_fw_controls[] = {
1023dbd9
MB		 313 SOC_ENUM_EXT("DSP1 Firmware", wm_adsp_fw_enum[0],
314 wm_adsp_fw_get, wm_adsp_fw_put),
b6ed61cf 315 SOC_ENUM("DSP1 Rate", wm_adsp2_rate_enum[0]),
1023dbd9
MB		 316 SOC_ENUM_EXT("DSP2 Firmware", wm_adsp_fw_enum[1],
317 wm_adsp_fw_get, wm_adsp_fw_put),
b6ed61cf 318 SOC_ENUM("DSP2 Rate", wm_adsp2_rate_enum[1]),
1023dbd9
MB		 319 SOC_ENUM_EXT("DSP3 Firmware", wm_adsp_fw_enum[2],
320 wm_adsp_fw_get, wm_adsp_fw_put),
b6ed61cf 321 SOC_ENUM("DSP3 Rate", wm_adsp2_rate_enum[2]),
1023dbd9
MB		 322 SOC_ENUM_EXT("DSP4 Firmware", wm_adsp_fw_enum[3],
323 wm_adsp_fw_get, wm_adsp_fw_put),
b6ed61cf 324 SOC_ENUM("DSP4 Rate", wm_adsp2_rate_enum[3]),
1023dbd9 325};
b6ed61cf
MB		 326EXPORT_SYMBOL_GPL(wm_adsp2_fw_controls);
327#endif
2159ad93
MB		 328
329static struct wm_adsp_region const *wm_adsp_find_region(struct wm_adsp *dsp,
330 int type)
331{
332 int i;
333
334 for (i = 0; i < dsp->num_mems; i++)
335 if (dsp->mem[i].type == type)
336 return &dsp->mem[i];
337
338 return NULL;
339}
340
45b9ee72
MB		 341static unsigned int wm_adsp_region_to_reg(struct wm_adsp_region const *region,
342 unsigned int offset)
343{
6c452bda
TI		 344 if (WARN_ON(!region))
345 return offset;
45b9ee72
MB		 346 switch (region->type) {
347 case WMFW_ADSP1_PM:
348 return region->base + (offset * 3);
349 case WMFW_ADSP1_DM:
350 return region->base + (offset * 2);
351 case WMFW_ADSP2_XM:
352 return region->base + (offset * 2);
353 case WMFW_ADSP2_YM:
354 return region->base + (offset * 2);
355 case WMFW_ADSP1_ZM:
356 return region->base + (offset * 2);
357 default:
6c452bda 358 WARN(1, "Unknown memory region type");
45b9ee72
MB		 359 return offset;
360 }
361}
362
6ab2b7b4
DP		 363static int wm_coeff_info(struct snd_kcontrol *kcontrol,
364 struct snd_ctl_elem_info *uinfo)
365{
366 struct wm_coeff_ctl *ctl = (struct wm_coeff_ctl *)kcontrol->private_value;
367
368 uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
369 uinfo->count = ctl->len;
370 return 0;
371}
372
373static int wm_coeff_write_control(struct snd_kcontrol *kcontrol,
374 const void *buf, size_t len)
375{
6ab2b7b4
DP		 376 struct wm_coeff_ctl *ctl = (struct wm_coeff_ctl *)kcontrol->private_value;
377 struct wm_adsp_alg_region *region = &ctl->region;
378 const struct wm_adsp_region *mem;
379 struct wm_adsp *adsp = ctl->adsp;
380 void *scratch;
381 int ret;
382 unsigned int reg;
383
384 mem = wm_adsp_find_region(adsp, region->type);
385 if (!mem) {
386 adsp_err(adsp, "No base for region %x\n",
387 region->type);
388 return -EINVAL;
389 }
390
391 reg = ctl->region.base;
392 reg = wm_adsp_region_to_reg(mem, reg);
393
394 scratch = kmemdup(buf, ctl->len, GFP_KERNEL | GFP_DMA);
395 if (!scratch)
396 return -ENOMEM;
397
81ad93ec 398 ret = regmap_raw_write(adsp->regmap, reg, scratch,
6ab2b7b4
DP		 399 ctl->len);
400 if (ret) {
43bc3bf6
DP		 401 adsp_err(adsp, "Failed to write %zu bytes to %x: %d\n",
402 ctl->len, reg, ret);
6ab2b7b4
DP		 403 kfree(scratch);
404 return ret;
405 }
562c5e6f 406 adsp_dbg(adsp, "Wrote %zu bytes to %x\n", ctl->len, reg);
6ab2b7b4
DP		 407
408 kfree(scratch);
409
410 return 0;
411}
412
413static int wm_coeff_put(struct snd_kcontrol *kcontrol,
414 struct snd_ctl_elem_value *ucontrol)
415{
416 struct wm_coeff_ctl *ctl = (struct wm_coeff_ctl *)kcontrol->private_value;
417 char *p = ucontrol->value.bytes.data;
418
419 memcpy(ctl->cache, p, ctl->len);
420
421 if (!ctl->enabled) {
0c2e3f34 422 ctl->set = 1;
6ab2b7b4
DP		 423 return 0;
424 }
425
426 return wm_coeff_write_control(kcontrol, p, ctl->len);
427}
428
429static int wm_coeff_read_control(struct snd_kcontrol *kcontrol,
430 void *buf, size_t len)
431{
6ab2b7b4
DP		 432 struct wm_coeff_ctl *ctl = (struct wm_coeff_ctl *)kcontrol->private_value;
433 struct wm_adsp_alg_region *region = &ctl->region;
434 const struct wm_adsp_region *mem;
435 struct wm_adsp *adsp = ctl->adsp;
436 void *scratch;
437 int ret;
438 unsigned int reg;
439
440 mem = wm_adsp_find_region(adsp, region->type);
441 if (!mem) {
442 adsp_err(adsp, "No base for region %x\n",
443 region->type);
444 return -EINVAL;
445 }
446
447 reg = ctl->region.base;
448 reg = wm_adsp_region_to_reg(mem, reg);
449
450 scratch = kmalloc(ctl->len, GFP_KERNEL | GFP_DMA);
451 if (!scratch)
452 return -ENOMEM;
453
81ad93ec 454 ret = regmap_raw_read(adsp->regmap, reg, scratch, ctl->len);
6ab2b7b4 455 if (ret) {
43bc3bf6
DP		 456 adsp_err(adsp, "Failed to read %zu bytes from %x: %d\n",
457 ctl->len, reg, ret);
6ab2b7b4
DP		 458 kfree(scratch);
459 return ret;
460 }
562c5e6f 461 adsp_dbg(adsp, "Read %zu bytes from %x\n", ctl->len, reg);
6ab2b7b4
DP		 462
463 memcpy(buf, scratch, ctl->len);
464 kfree(scratch);
465
466 return 0;
467}
468
469static int wm_coeff_get(struct snd_kcontrol *kcontrol,
470 struct snd_ctl_elem_value *ucontrol)
471{
472 struct wm_coeff_ctl *ctl = (struct wm_coeff_ctl *)kcontrol->private_value;
473 char *p = ucontrol->value.bytes.data;
474
475 memcpy(p, ctl->cache, ctl->len);
476 return 0;
477}
478
6ab2b7b4 479struct wmfw_ctl_work {
81ad93ec 480 struct wm_adsp *adsp;
6ab2b7b4
DP		 481 struct wm_coeff_ctl *ctl;
482 struct work_struct work;
483};
484
81ad93ec 485static int wmfw_add_ctl(struct wm_adsp *adsp, struct wm_coeff_ctl *ctl)
6ab2b7b4
DP		 486{
487 struct snd_kcontrol_new *kcontrol;
488 int ret;
489
92bb4c32 490 if (!ctl || !ctl->name)
6ab2b7b4
DP		 491 return -EINVAL;
492
493 kcontrol = kzalloc(sizeof(*kcontrol), GFP_KERNEL);
494 if (!kcontrol)
495 return -ENOMEM;
496 kcontrol->iface = SNDRV_CTL_ELEM_IFACE_MIXER;
497
498 kcontrol->name = ctl->name;
499 kcontrol->info = wm_coeff_info;
500 kcontrol->get = wm_coeff_get;
501 kcontrol->put = wm_coeff_put;
502 kcontrol->private_value = (unsigned long)ctl;
503
92bb4c32 504 ret = snd_soc_add_card_controls(adsp->card,
81ad93ec 505 kcontrol, 1);
6ab2b7b4
DP		 506 if (ret < 0)
507 goto err_kcontrol;
508
509 kfree(kcontrol);
510
92bb4c32 511 ctl->kcontrol = snd_soc_card_get_kcontrol(adsp->card,
81ad93ec
DP		 512 ctl->name);
513
514 list_add(&ctl->list, &adsp->ctl_list);
6ab2b7b4
DP		 515 return 0;
516
517err_kcontrol:
518 kfree(kcontrol);
519 return ret;
520}
521
2159ad93
MB		 522static int wm_adsp_load(struct wm_adsp *dsp)
523{
cf17c83c 524 LIST_HEAD(buf_list);
2159ad93
MB		 525 const struct firmware *firmware;
526 struct regmap *regmap = dsp->regmap;
527 unsigned int pos = 0;
528 const struct wmfw_header *header;
529 const struct wmfw_adsp1_sizes *adsp1_sizes;
530 const struct wmfw_adsp2_sizes *adsp2_sizes;
531 const struct wmfw_footer *footer;
532 const struct wmfw_region *region;
533 const struct wm_adsp_region *mem;
534 const char *region_name;
535 char *file, *text;
cf17c83c 536 struct wm_adsp_buf *buf;
2159ad93
MB		 537 unsigned int reg;
538 int regions = 0;
539 int ret, offset, type, sizes;
540
541 file = kzalloc(PAGE_SIZE, GFP_KERNEL);
542 if (file == NULL)
543 return -ENOMEM;
544
1023dbd9
MB		 545 snprintf(file, PAGE_SIZE, "%s-dsp%d-%s.wmfw", dsp->part, dsp->num,
546 wm_adsp_fw[dsp->fw].file);
2159ad93
MB		 547 file[PAGE_SIZE - 1] = '\0';
548
549 ret = request_firmware(&firmware, file, dsp->dev);
550 if (ret != 0) {
551 adsp_err(dsp, "Failed to request '%s'\n", file);
552 goto out;
553 }
554 ret = -EINVAL;
555
556 pos = sizeof(*header) + sizeof(*adsp1_sizes) + sizeof(*footer);
557 if (pos >= firmware->size) {
558 adsp_err(dsp, "%s: file too short, %zu bytes\n",
559 file, firmware->size);
560 goto out_fw;
561 }
562
563 header = (void*)&firmware->data[0];
564
565 if (memcmp(&header->magic[0], "WMFW", 4) != 0) {
566 adsp_err(dsp, "%s: invalid magic\n", file);
567 goto out_fw;
568 }
569
570 if (header->ver != 0) {
571 adsp_err(dsp, "%s: unknown file format %d\n",
572 file, header->ver);
573 goto out_fw;
574 }
3626992a 575 adsp_info(dsp, "Firmware version: %d\n", header->ver);
2159ad93
MB		 576
577 if (header->core != dsp->type) {
578 adsp_err(dsp, "%s: invalid core %d != %d\n",
579 file, header->core, dsp->type);
580 goto out_fw;
581 }
582
583 switch (dsp->type) {
584 case WMFW_ADSP1:
585 pos = sizeof(*header) + sizeof(*adsp1_sizes) + sizeof(*footer);
586 adsp1_sizes = (void *)&(header[1]);
587 footer = (void *)&(adsp1_sizes[1]);
588 sizes = sizeof(*adsp1_sizes);
589
590 adsp_dbg(dsp, "%s: %d DM, %d PM, %d ZM\n",
591 file, le32_to_cpu(adsp1_sizes->dm),
592 le32_to_cpu(adsp1_sizes->pm),
593 le32_to_cpu(adsp1_sizes->zm));
594 break;
595
596 case WMFW_ADSP2:
597 pos = sizeof(*header) + sizeof(*adsp2_sizes) + sizeof(*footer);
598 adsp2_sizes = (void *)&(header[1]);
599 footer = (void *)&(adsp2_sizes[1]);
600 sizes = sizeof(*adsp2_sizes);
601
602 adsp_dbg(dsp, "%s: %d XM, %d YM %d PM, %d ZM\n",
603 file, le32_to_cpu(adsp2_sizes->xm),
604 le32_to_cpu(adsp2_sizes->ym),
605 le32_to_cpu(adsp2_sizes->pm),
606 le32_to_cpu(adsp2_sizes->zm));
607 break;
608
609 default:
6c452bda 610 WARN(1, "Unknown DSP type");
2159ad93
MB		 611 goto out_fw;
612 }
613
614 if (le32_to_cpu(header->len) != sizeof(*header) +
615 sizes + sizeof(*footer)) {
616 adsp_err(dsp, "%s: unexpected header length %d\n",
617 file, le32_to_cpu(header->len));
618 goto out_fw;
619 }
620
621 adsp_dbg(dsp, "%s: timestamp %llu\n", file,
622 le64_to_cpu(footer->timestamp));
623
624 while (pos < firmware->size &&
625 pos - firmware->size > sizeof(*region)) {
626 region = (void *)&(firmware->data[pos]);
627 region_name = "Unknown";
628 reg = 0;
629 text = NULL;
630 offset = le32_to_cpu(region->offset) & 0xffffff;
631 type = be32_to_cpu(region->type) & 0xff;
632 mem = wm_adsp_find_region(dsp, type);
633
634 switch (type) {
635 case WMFW_NAME_TEXT:
636 region_name = "Firmware name";
637 text = kzalloc(le32_to_cpu(region->len) + 1,
638 GFP_KERNEL);
639 break;
640 case WMFW_INFO_TEXT:
641 region_name = "Information";
642 text = kzalloc(le32_to_cpu(region->len) + 1,
643 GFP_KERNEL);
644 break;
645 case WMFW_ABSOLUTE:
646 region_name = "Absolute";
647 reg = offset;
648 break;
649 case WMFW_ADSP1_PM:
2159ad93 650 region_name = "PM";
45b9ee72 651 reg = wm_adsp_region_to_reg(mem, offset);
2159ad93
MB		 652 break;
653 case WMFW_ADSP1_DM:
2159ad93 654 region_name = "DM";
45b9ee72 655 reg = wm_adsp_region_to_reg(mem, offset);
2159ad93
MB		 656 break;
657 case WMFW_ADSP2_XM:
2159ad93 658 region_name = "XM";
45b9ee72 659 reg = wm_adsp_region_to_reg(mem, offset);
2159ad93
MB		 660 break;
661 case WMFW_ADSP2_YM:
2159ad93 662 region_name = "YM";
45b9ee72 663 reg = wm_adsp_region_to_reg(mem, offset);
2159ad93
MB		 664 break;
665 case WMFW_ADSP1_ZM:
2159ad93 666 region_name = "ZM";
45b9ee72 667 reg = wm_adsp_region_to_reg(mem, offset);
2159ad93
MB		 668 break;
669 default:
670 adsp_warn(dsp,
671 "%s.%d: Unknown region type %x at %d(%x)\n",
672 file, regions, type, pos, pos);
673 break;
674 }
675
676 adsp_dbg(dsp, "%s.%d: %d bytes at %d in %s\n", file,
677 regions, le32_to_cpu(region->len), offset,
678 region_name);
679
680 if (text) {
681 memcpy(text, region->data, le32_to_cpu(region->len));
682 adsp_info(dsp, "%s: %s\n", file, text);
683 kfree(text);
684 }
685
686 if (reg) {
cf17c83c
MB		 687 buf = wm_adsp_buf_alloc(region->data,
688 le32_to_cpu(region->len),
689 &buf_list);
a76fefab
MB		 690 if (!buf) {
691 adsp_err(dsp, "Out of memory\n");
7328823d
DP		 692 ret = -ENOMEM;
693 goto out_fw;
a76fefab
MB		 694 }
695
cf17c83c
MB		 696 ret = regmap_raw_write_async(regmap, reg, buf->buf,
697 le32_to_cpu(region->len));
2159ad93
MB		 698 if (ret != 0) {
699 adsp_err(dsp,
700 "%s.%d: Failed to write %d bytes at %d in %s: %d\n",
701 file, regions,
702 le32_to_cpu(region->len), offset,
703 region_name, ret);
704 goto out_fw;
705 }
706 }
707
708 pos += le32_to_cpu(region->len) + sizeof(*region);
709 regions++;
710 }
cf17c83c
MB		 711
712 ret = regmap_async_complete(regmap);
713 if (ret != 0) {
714 adsp_err(dsp, "Failed to complete async write: %d\n", ret);
715 goto out_fw;
716 }
717
2159ad93
MB		 718 if (pos > firmware->size)
719 adsp_warn(dsp, "%s.%d: %zu bytes at end of file\n",
720 file, regions, pos - firmware->size);
721
722out_fw:
cf17c83c
MB		 723 regmap_async_complete(regmap);
724 wm_adsp_buf_free(&buf_list);
2159ad93
MB		 725 release_firmware(firmware);
726out:
727 kfree(file);
728
729 return ret;
730}
731
81ad93ec 732static int wm_coeff_init_control_caches(struct wm_adsp *adsp)
6ab2b7b4
DP		 733{
734 struct wm_coeff_ctl *ctl;
735 int ret;
736
81ad93ec 737 list_for_each_entry(ctl, &adsp->ctl_list, list) {
0c2e3f34 738 if (!ctl->enabled || ctl->set)
6ab2b7b4
DP		 739 continue;
740 ret = wm_coeff_read_control(ctl->kcontrol,
741 ctl->cache,
742 ctl->len);
743 if (ret < 0)
744 return ret;
745 }
746
747 return 0;
748}
749
81ad93ec 750static int wm_coeff_sync_controls(struct wm_adsp *adsp)
6ab2b7b4
DP		 751{
752 struct wm_coeff_ctl *ctl;
753 int ret;
754
81ad93ec 755 list_for_each_entry(ctl, &adsp->ctl_list, list) {
6ab2b7b4
DP		 756 if (!ctl->enabled)
757 continue;
0c2e3f34 758 if (ctl->set) {
6ab2b7b4
DP		 759 ret = wm_coeff_write_control(ctl->kcontrol,
760 ctl->cache,
761 ctl->len);
762 if (ret < 0)
763 return ret;
6ab2b7b4
DP		 764 }
765 }
766
767 return 0;
768}
769
770static void wm_adsp_ctl_work(struct work_struct *work)
771{
772 struct wmfw_ctl_work *ctl_work = container_of(work,
773 struct wmfw_ctl_work,
774 work);
775
81ad93ec 776 wmfw_add_ctl(ctl_work->adsp, ctl_work->ctl);
6ab2b7b4
DP		 777 kfree(ctl_work);
778}
779
92bb4c32 780static int wm_adsp_create_control(struct wm_adsp *dsp,
6ab2b7b4
DP		 781 const struct wm_adsp_alg_region *region)
782
783{
6ab2b7b4
DP		 784 struct wm_coeff_ctl *ctl;
785 struct wmfw_ctl_work *ctl_work;
786 char *name;
787 char *region_name;
788 int ret;
789
790 name = kmalloc(PAGE_SIZE, GFP_KERNEL);
791 if (!name)
792 return -ENOMEM;
793
794 switch (region->type) {
795 case WMFW_ADSP1_PM:
796 region_name = "PM";
797 break;
798 case WMFW_ADSP1_DM:
799 region_name = "DM";
800 break;
801 case WMFW_ADSP2_XM:
802 region_name = "XM";
803 break;
804 case WMFW_ADSP2_YM:
805 region_name = "YM";
806 break;
807 case WMFW_ADSP1_ZM:
808 region_name = "ZM";
809 break;
810 default:
9dbce044
DC		 811 ret = -EINVAL;
812 goto err_name;
6ab2b7b4
DP		 813 }
814
815 snprintf(name, PAGE_SIZE, "DSP%d %s %x",
816 dsp->num, region_name, region->alg);
817
81ad93ec 818 list_for_each_entry(ctl, &dsp->ctl_list,
6ab2b7b4
DP		 819 list) {
820 if (!strcmp(ctl->name, name)) {
821 if (!ctl->enabled)
822 ctl->enabled = 1;
9dbce044 823 goto found;
6ab2b7b4
DP		 824 }
825 }
826
827 ctl = kzalloc(sizeof(*ctl), GFP_KERNEL);
828 if (!ctl) {
829 ret = -ENOMEM;
830 goto err_name;
831 }
832 ctl->region = *region;
833 ctl->name = kmemdup(name, strlen(name) + 1, GFP_KERNEL);
834 if (!ctl->name) {
835 ret = -ENOMEM;
836 goto err_ctl;
837 }
838 ctl->enabled = 1;
0c2e3f34 839 ctl->set = 0;
6ab2b7b4
DP		 840 ctl->ops.xget = wm_coeff_get;
841 ctl->ops.xput = wm_coeff_put;
6ab2b7b4
DP		 842 ctl->adsp = dsp;
843
844 ctl->len = region->len;
845 ctl->cache = kzalloc(ctl->len, GFP_KERNEL);
846 if (!ctl->cache) {
847 ret = -ENOMEM;
848 goto err_ctl_name;
849 }
850
851 ctl_work = kzalloc(sizeof(*ctl_work), GFP_KERNEL);
852 if (!ctl_work) {
853 ret = -ENOMEM;
854 goto err_ctl_cache;
855 }
856
81ad93ec 857 ctl_work->adsp = dsp;
6ab2b7b4
DP		 858 ctl_work->ctl = ctl;
859 INIT_WORK(&ctl_work->work, wm_adsp_ctl_work);
860 schedule_work(&ctl_work->work);
861
9dbce044 862found:
6ab2b7b4
DP		 863 kfree(name);
864
865 return 0;
866
867err_ctl_cache:
868 kfree(ctl->cache);
869err_ctl_name:
870 kfree(ctl->name);
871err_ctl:
872 kfree(ctl);
873err_name:
874 kfree(name);
875 return ret;
876}
877
92bb4c32 878static int wm_adsp_setup_algs(struct wm_adsp *dsp)
db40517c
MB		 879{
880 struct regmap *regmap = dsp->regmap;
881 struct wmfw_adsp1_id_hdr adsp1_id;
882 struct wmfw_adsp2_id_hdr adsp2_id;
883 struct wmfw_adsp1_alg_hdr *adsp1_alg;
884 struct wmfw_adsp2_alg_hdr *adsp2_alg;
d62f4bc6 885 void *alg, *buf;
471f4885 886 struct wm_adsp_alg_region *region;
db40517c
MB		 887 const struct wm_adsp_region *mem;
888 unsigned int pos, term;
d62f4bc6 889 size_t algs, buf_size;
db40517c
MB		 890 __be32 val;
891 int i, ret;
892
893 switch (dsp->type) {
894 case WMFW_ADSP1:
895 mem = wm_adsp_find_region(dsp, WMFW_ADSP1_DM);
896 break;
897 case WMFW_ADSP2:
898 mem = wm_adsp_find_region(dsp, WMFW_ADSP2_XM);
899 break;
900 default:
901 mem = NULL;
902 break;
903 }
904
6c452bda 905 if (WARN_ON(!mem))
db40517c 906 return -EINVAL;
db40517c
MB		 907
908 switch (dsp->type) {
909 case WMFW_ADSP1:
910 ret = regmap_raw_read(regmap, mem->base, &adsp1_id,
911 sizeof(adsp1_id));
912 if (ret != 0) {
913 adsp_err(dsp, "Failed to read algorithm info: %d\n",
914 ret);
915 return ret;
916 }
917
d62f4bc6
MB		 918 buf = &adsp1_id;
919 buf_size = sizeof(adsp1_id);
920
db40517c 921 algs = be32_to_cpu(adsp1_id.algs);
f395a218 922 dsp->fw_id = be32_to_cpu(adsp1_id.fw.id);
db40517c 923 adsp_info(dsp, "Firmware: %x v%d.%d.%d, %zu algorithms\n",
f395a218 924 dsp->fw_id,
db40517c
MB		 925 (be32_to_cpu(adsp1_id.fw.ver) & 0xff0000) >> 16,
926 (be32_to_cpu(adsp1_id.fw.ver) & 0xff00) >> 8,
927 be32_to_cpu(adsp1_id.fw.ver) & 0xff,
928 algs);
929
ac50009f
MB		 930 region = kzalloc(sizeof(*region), GFP_KERNEL);
931 if (!region)
932 return -ENOMEM;
933 region->type = WMFW_ADSP1_ZM;
934 region->alg = be32_to_cpu(adsp1_id.fw.id);
935 region->base = be32_to_cpu(adsp1_id.zm);
936 list_add_tail(&region->list, &dsp->alg_regions);
937
938 region = kzalloc(sizeof(*region), GFP_KERNEL);
939 if (!region)
940 return -ENOMEM;
941 region->type = WMFW_ADSP1_DM;
942 region->alg = be32_to_cpu(adsp1_id.fw.id);
943 region->base = be32_to_cpu(adsp1_id.dm);
944 list_add_tail(&region->list, &dsp->alg_regions);
945
db40517c
MB		 946 pos = sizeof(adsp1_id) / 2;
947 term = pos + ((sizeof(*adsp1_alg) * algs) / 2);
948 break;
949
950 case WMFW_ADSP2:
951 ret = regmap_raw_read(regmap, mem->base, &adsp2_id,
952 sizeof(adsp2_id));
953 if (ret != 0) {
954 adsp_err(dsp, "Failed to read algorithm info: %d\n",
955 ret);
956 return ret;
957 }
958
d62f4bc6
MB		 959 buf = &adsp2_id;
960 buf_size = sizeof(adsp2_id);
961
db40517c 962 algs = be32_to_cpu(adsp2_id.algs);
f395a218 963 dsp->fw_id = be32_to_cpu(adsp2_id.fw.id);
db40517c 964 adsp_info(dsp, "Firmware: %x v%d.%d.%d, %zu algorithms\n",
f395a218 965 dsp->fw_id,
db40517c
MB		 966 (be32_to_cpu(adsp2_id.fw.ver) & 0xff0000) >> 16,
967 (be32_to_cpu(adsp2_id.fw.ver) & 0xff00) >> 8,
968 be32_to_cpu(adsp2_id.fw.ver) & 0xff,
969 algs);
970
ac50009f
MB		 971 region = kzalloc(sizeof(*region), GFP_KERNEL);
972 if (!region)
973 return -ENOMEM;
974 region->type = WMFW_ADSP2_XM;
975 region->alg = be32_to_cpu(adsp2_id.fw.id);
976 region->base = be32_to_cpu(adsp2_id.xm);
977 list_add_tail(&region->list, &dsp->alg_regions);
978
979 region = kzalloc(sizeof(*region), GFP_KERNEL);
980 if (!region)
981 return -ENOMEM;
982 region->type = WMFW_ADSP2_YM;
983 region->alg = be32_to_cpu(adsp2_id.fw.id);
984 region->base = be32_to_cpu(adsp2_id.ym);
985 list_add_tail(&region->list, &dsp->alg_regions);
986
987 region = kzalloc(sizeof(*region), GFP_KERNEL);
988 if (!region)
989 return -ENOMEM;
990 region->type = WMFW_ADSP2_ZM;
991 region->alg = be32_to_cpu(adsp2_id.fw.id);
992 region->base = be32_to_cpu(adsp2_id.zm);
993 list_add_tail(&region->list, &dsp->alg_regions);
994
db40517c
MB		 995 pos = sizeof(adsp2_id) / 2;
996 term = pos + ((sizeof(*adsp2_alg) * algs) / 2);
997 break;
998
999 default:
6c452bda 1000 WARN(1, "Unknown DSP type");
db40517c
MB		 1001 return -EINVAL;
1002 }
1003
1004 if (algs == 0) {
1005 adsp_err(dsp, "No algorithms\n");
1006 return -EINVAL;
1007 }
1008
d62f4bc6
MB		 1009 if (algs > 1024) {
1010 adsp_err(dsp, "Algorithm count %zx excessive\n", algs);
1011 print_hex_dump_bytes(dev_name(dsp->dev), DUMP_PREFIX_OFFSET,
1012 buf, buf_size);
1013 return -EINVAL;
1014 }
1015
db40517c
MB		 1016 /* Read the terminator first to validate the length */
1017 ret = regmap_raw_read(regmap, mem->base + term, &val, sizeof(val));
1018 if (ret != 0) {
1019 adsp_err(dsp, "Failed to read algorithm list end: %d\n",
1020 ret);
1021 return ret;
1022 }
1023
1024 if (be32_to_cpu(val) != 0xbedead)
1025 adsp_warn(dsp, "Algorithm list end %x 0x%x != 0xbeadead\n",
1026 term, be32_to_cpu(val));
1027
f2a93e2a 1028 alg = kzalloc((term - pos) * 2, GFP_KERNEL | GFP_DMA);
db40517c
MB		 1029 if (!alg)
1030 return -ENOMEM;
1031
1032 ret = regmap_raw_read(regmap, mem->base + pos, alg, (term - pos) * 2);
1033 if (ret != 0) {
1034 adsp_err(dsp, "Failed to read algorithm list: %d\n",
1035 ret);
1036 goto out;
1037 }
1038
1039 adsp1_alg = alg;
1040 adsp2_alg = alg;
1041
1042 for (i = 0; i < algs; i++) {
1043 switch (dsp->type) {
1044 case WMFW_ADSP1:
471f4885 1045 adsp_info(dsp, "%d: ID %x v%d.%d.%d DM@%x ZM@%x\n",
db40517c
MB		 1046 i, be32_to_cpu(adsp1_alg[i].alg.id),
1047 (be32_to_cpu(adsp1_alg[i].alg.ver) & 0xff0000) >> 16,
1048 (be32_to_cpu(adsp1_alg[i].alg.ver) & 0xff00) >> 8,
471f4885
MB		 1049 be32_to_cpu(adsp1_alg[i].alg.ver) & 0xff,
1050 be32_to_cpu(adsp1_alg[i].dm),
1051 be32_to_cpu(adsp1_alg[i].zm));
1052
7480800e
MB		 1053 region = kzalloc(sizeof(*region), GFP_KERNEL);
1054 if (!region)
1055 return -ENOMEM;
1056 region->type = WMFW_ADSP1_DM;
1057 region->alg = be32_to_cpu(adsp1_alg[i].alg.id);
1058 region->base = be32_to_cpu(adsp1_alg[i].dm);
6ab2b7b4 1059 region->len = 0;
7480800e 1060 list_add_tail(&region->list, &dsp->alg_regions);
6ab2b7b4
DP		 1061 if (i + 1 < algs) {
1062 region->len = be32_to_cpu(adsp1_alg[i + 1].dm);
1063 region->len -= be32_to_cpu(adsp1_alg[i].dm);
c01422a4 1064 region->len *= 4;
92bb4c32 1065 wm_adsp_create_control(dsp, region);
6ab2b7b4
DP		 1066 } else {
1067 adsp_warn(dsp, "Missing length info for region DM with ID %x\n",
1068 be32_to_cpu(adsp1_alg[i].alg.id));
1069 }
471f4885 1070
7480800e
MB		 1071 region = kzalloc(sizeof(*region), GFP_KERNEL);
1072 if (!region)
1073 return -ENOMEM;
1074 region->type = WMFW_ADSP1_ZM;
1075 region->alg = be32_to_cpu(adsp1_alg[i].alg.id);
1076 region->base = be32_to_cpu(adsp1_alg[i].zm);
6ab2b7b4 1077 region->len = 0;
7480800e 1078 list_add_tail(&region->list, &dsp->alg_regions);
6ab2b7b4
DP		 1079 if (i + 1 < algs) {
1080 region->len = be32_to_cpu(adsp1_alg[i + 1].zm);
1081 region->len -= be32_to_cpu(adsp1_alg[i].zm);
c01422a4 1082 region->len *= 4;
92bb4c32 1083 wm_adsp_create_control(dsp, region);
6ab2b7b4
DP		 1084 } else {
1085 adsp_warn(dsp, "Missing length info for region ZM with ID %x\n",
1086 be32_to_cpu(adsp1_alg[i].alg.id));
1087 }
db40517c
MB		 1088 break;
1089
1090 case WMFW_ADSP2:
471f4885
MB		 1091 adsp_info(dsp,
1092 "%d: ID %x v%d.%d.%d XM@%x YM@%x ZM@%x\n",
db40517c
MB		 1093 i, be32_to_cpu(adsp2_alg[i].alg.id),
1094 (be32_to_cpu(adsp2_alg[i].alg.ver) & 0xff0000) >> 16,
1095 (be32_to_cpu(adsp2_alg[i].alg.ver) & 0xff00) >> 8,
471f4885
MB		 1096 be32_to_cpu(adsp2_alg[i].alg.ver) & 0xff,
1097 be32_to_cpu(adsp2_alg[i].xm),
1098 be32_to_cpu(adsp2_alg[i].ym),
1099 be32_to_cpu(adsp2_alg[i].zm));
1100
7480800e
MB		 1101 region = kzalloc(sizeof(*region), GFP_KERNEL);
1102 if (!region)
1103 return -ENOMEM;
1104 region->type = WMFW_ADSP2_XM;
1105 region->alg = be32_to_cpu(adsp2_alg[i].alg.id);
1106 region->base = be32_to_cpu(adsp2_alg[i].xm);
6ab2b7b4 1107 region->len = 0;
7480800e 1108 list_add_tail(&region->list, &dsp->alg_regions);
6ab2b7b4
DP		 1109 if (i + 1 < algs) {
1110 region->len = be32_to_cpu(adsp2_alg[i + 1].xm);
1111 region->len -= be32_to_cpu(adsp2_alg[i].xm);
c01422a4 1112 region->len *= 4;
92bb4c32 1113 wm_adsp_create_control(dsp, region);
6ab2b7b4
DP		 1114 } else {
1115 adsp_warn(dsp, "Missing length info for region XM with ID %x\n",
1116 be32_to_cpu(adsp2_alg[i].alg.id));
1117 }
471f4885 1118
7480800e
MB		 1119 region = kzalloc(sizeof(*region), GFP_KERNEL);
1120 if (!region)
1121 return -ENOMEM;
1122 region->type = WMFW_ADSP2_YM;
1123 region->alg = be32_to_cpu(adsp2_alg[i].alg.id);
1124 region->base = be32_to_cpu(adsp2_alg[i].ym);
6ab2b7b4 1125 region->len = 0;
7480800e 1126 list_add_tail(&region->list, &dsp->alg_regions);
6ab2b7b4
DP		 1127 if (i + 1 < algs) {
1128 region->len = be32_to_cpu(adsp2_alg[i + 1].ym);
1129 region->len -= be32_to_cpu(adsp2_alg[i].ym);
c01422a4 1130 region->len *= 4;
92bb4c32 1131 wm_adsp_create_control(dsp, region);
6ab2b7b4
DP		 1132 } else {
1133 adsp_warn(dsp, "Missing length info for region YM with ID %x\n",
1134 be32_to_cpu(adsp2_alg[i].alg.id));
1135 }
471f4885 1136
7480800e
MB		 1137 region = kzalloc(sizeof(*region), GFP_KERNEL);
1138 if (!region)
1139 return -ENOMEM;
1140 region->type = WMFW_ADSP2_ZM;
1141 region->alg = be32_to_cpu(adsp2_alg[i].alg.id);
1142 region->base = be32_to_cpu(adsp2_alg[i].zm);
6ab2b7b4 1143 region->len = 0;
7480800e 1144 list_add_tail(&region->list, &dsp->alg_regions);
6ab2b7b4
DP		 1145 if (i + 1 < algs) {
1146 region->len = be32_to_cpu(adsp2_alg[i + 1].zm);
1147 region->len -= be32_to_cpu(adsp2_alg[i].zm);
c01422a4 1148 region->len *= 4;
92bb4c32 1149 wm_adsp_create_control(dsp, region);
6ab2b7b4
DP		 1150 } else {
1151 adsp_warn(dsp, "Missing length info for region ZM with ID %x\n",
1152 be32_to_cpu(adsp2_alg[i].alg.id));
1153 }
db40517c
MB		 1154 break;
1155 }
1156 }
1157
1158out:
1159 kfree(alg);
1160 return ret;
1161}
1162
2159ad93
MB		 1163static int wm_adsp_load_coeff(struct wm_adsp *dsp)
1164{
cf17c83c 1165 LIST_HEAD(buf_list);
2159ad93
MB		 1166 struct regmap *regmap = dsp->regmap;
1167 struct wmfw_coeff_hdr *hdr;
1168 struct wmfw_coeff_item *blk;
1169 const struct firmware *firmware;
471f4885
MB		 1170 const struct wm_adsp_region *mem;
1171 struct wm_adsp_alg_region *alg_region;
2159ad93
MB		 1172 const char *region_name;
1173 int ret, pos, blocks, type, offset, reg;
1174 char *file;
cf17c83c 1175 struct wm_adsp_buf *buf;
bdaacea3 1176 int tmp;
2159ad93
MB		 1177
1178 file = kzalloc(PAGE_SIZE, GFP_KERNEL);
1179 if (file == NULL)
1180 return -ENOMEM;
1181
1023dbd9
MB		 1182 snprintf(file, PAGE_SIZE, "%s-dsp%d-%s.bin", dsp->part, dsp->num,
1183 wm_adsp_fw[dsp->fw].file);
2159ad93
MB		 1184 file[PAGE_SIZE - 1] = '\0';
1185
1186 ret = request_firmware(&firmware, file, dsp->dev);
1187 if (ret != 0) {
1188 adsp_warn(dsp, "Failed to request '%s'\n", file);
1189 ret = 0;
1190 goto out;
1191 }
1192 ret = -EINVAL;
1193
1194 if (sizeof(*hdr) >= firmware->size) {
1195 adsp_err(dsp, "%s: file too short, %zu bytes\n",
1196 file, firmware->size);
1197 goto out_fw;
1198 }
1199
1200 hdr = (void*)&firmware->data[0];
1201 if (memcmp(hdr->magic, "WMDR", 4) != 0) {
1202 adsp_err(dsp, "%s: invalid magic\n", file);
a4cdbec7 1203 goto out_fw;
2159ad93
MB		 1204 }
1205
c712326d
MB		 1206 switch (be32_to_cpu(hdr->rev) & 0xff) {
1207 case 1:
1208 break;
1209 default:
1210 adsp_err(dsp, "%s: Unsupported coefficient file format %d\n",
1211 file, be32_to_cpu(hdr->rev) & 0xff);
1212 ret = -EINVAL;
1213 goto out_fw;
1214 }
1215
2159ad93
MB		 1216 adsp_dbg(dsp, "%s: v%d.%d.%d\n", file,
1217 (le32_to_cpu(hdr->ver) >> 16) & 0xff,
1218 (le32_to_cpu(hdr->ver) >> 8) & 0xff,
1219 le32_to_cpu(hdr->ver) & 0xff);
1220
1221 pos = le32_to_cpu(hdr->len);
1222
1223 blocks = 0;
1224 while (pos < firmware->size &&
1225 pos - firmware->size > sizeof(*blk)) {
1226 blk = (void*)(&firmware->data[pos]);
1227
c712326d
MB		 1228 type = le16_to_cpu(blk->type);
1229 offset = le16_to_cpu(blk->offset);
2159ad93
MB		 1230
1231 adsp_dbg(dsp, "%s.%d: %x v%d.%d.%d\n",
1232 file, blocks, le32_to_cpu(blk->id),
1233 (le32_to_cpu(blk->ver) >> 16) & 0xff,
1234 (le32_to_cpu(blk->ver) >> 8) & 0xff,
1235 le32_to_cpu(blk->ver) & 0xff);
1236 adsp_dbg(dsp, "%s.%d: %d bytes at 0x%x in %x\n",
1237 file, blocks, le32_to_cpu(blk->len), offset, type);
1238
1239 reg = 0;
1240 region_name = "Unknown";
1241 switch (type) {
c712326d
MB		 1242 case (WMFW_NAME_TEXT << 8):
1243 case (WMFW_INFO_TEXT << 8):
2159ad93 1244 break;
c712326d 1245 case (WMFW_ABSOLUTE << 8):
f395a218
MB		 1246 /*
1247 * Old files may use this for global
1248 * coefficients.
1249 */
1250 if (le32_to_cpu(blk->id) == dsp->fw_id &&
1251 offset == 0) {
1252 region_name = "global coefficients";
1253 mem = wm_adsp_find_region(dsp, type);
1254 if (!mem) {
1255 adsp_err(dsp, "No ZM\n");
1256 break;
1257 }
1258 reg = wm_adsp_region_to_reg(mem, 0);
1259
1260 } else {
1261 region_name = "register";
1262 reg = offset;
1263 }
2159ad93 1264 break;
471f4885
MB		 1265
1266 case WMFW_ADSP1_DM:
1267 case WMFW_ADSP1_ZM:
1268 case WMFW_ADSP2_XM:
1269 case WMFW_ADSP2_YM:
1270 adsp_dbg(dsp, "%s.%d: %d bytes in %x for %x\n",
1271 file, blocks, le32_to_cpu(blk->len),
1272 type, le32_to_cpu(blk->id));
1273
1274 mem = wm_adsp_find_region(dsp, type);
1275 if (!mem) {
1276 adsp_err(dsp, "No base for region %x\n", type);
1277 break;
1278 }
1279
1280 reg = 0;
1281 list_for_each_entry(alg_region,
1282 &dsp->alg_regions, list) {
1283 if (le32_to_cpu(blk->id) == alg_region->alg &&
1284 type == alg_region->type) {
338c5188 1285 reg = alg_region->base;
471f4885
MB		 1286 reg = wm_adsp_region_to_reg(mem,
1287 reg);
338c5188 1288 reg += offset;
471f4885
MB		 1289 }
1290 }
1291
1292 if (reg == 0)
1293 adsp_err(dsp, "No %x for algorithm %x\n",
1294 type, le32_to_cpu(blk->id));
1295 break;
1296
2159ad93 1297 default:
25c62f7e
MB		 1298 adsp_err(dsp, "%s.%d: Unknown region type %x at %d\n",
1299 file, blocks, type, pos);
2159ad93
MB		 1300 break;
1301 }
1302
1303 if (reg) {
cf17c83c
MB		 1304 buf = wm_adsp_buf_alloc(blk->data,
1305 le32_to_cpu(blk->len),
1306 &buf_list);
a76fefab
MB		 1307 if (!buf) {
1308 adsp_err(dsp, "Out of memory\n");
f4b82812
WY		 1309 ret = -ENOMEM;
1310 goto out_fw;
a76fefab
MB		 1311 }
1312
20da6d5a
MB		 1313 adsp_dbg(dsp, "%s.%d: Writing %d bytes at %x\n",
1314 file, blocks, le32_to_cpu(blk->len),
1315 reg);
cf17c83c
MB		 1316 ret = regmap_raw_write_async(regmap, reg, buf->buf,
1317 le32_to_cpu(blk->len));
2159ad93
MB		 1318 if (ret != 0) {
1319 adsp_err(dsp,
43bc3bf6
DP		 1320 "%s.%d: Failed to write to %x in %s: %d\n",
1321 file, blocks, reg, region_name, ret);
2159ad93
MB		 1322 }
1323 }
1324
bdaacea3
CR		 1325 tmp = le32_to_cpu(blk->len) % 4;
1326 if (tmp)
1327 pos += le32_to_cpu(blk->len) + (4 - tmp) + sizeof(*blk);
1328 else
1329 pos += le32_to_cpu(blk->len) + sizeof(*blk);
1330
2159ad93
MB		 1331 blocks++;
1332 }
1333
cf17c83c
MB		 1334 ret = regmap_async_complete(regmap);
1335 if (ret != 0)
1336 adsp_err(dsp, "Failed to complete async write: %d\n", ret);
1337
2159ad93
MB		 1338 if (pos > firmware->size)
1339 adsp_warn(dsp, "%s.%d: %zu bytes at end of file\n",
1340 file, blocks, pos - firmware->size);
1341
1342out_fw:
1343 release_firmware(firmware);
cf17c83c 1344 wm_adsp_buf_free(&buf_list);
2159ad93
MB		 1345out:
1346 kfree(file);
f4b82812 1347 return ret;
2159ad93
MB		 1348}
1349
5e7a7a22
MB		 1350int wm_adsp1_init(struct wm_adsp *adsp)
1351{
1352 INIT_LIST_HEAD(&adsp->alg_regions);
1353
1354 return 0;
1355}
1356EXPORT_SYMBOL_GPL(wm_adsp1_init);
1357
2159ad93
MB		 1358int wm_adsp1_event(struct snd_soc_dapm_widget *w,
1359 struct snd_kcontrol *kcontrol,
1360 int event)
1361{
1362 struct snd_soc_codec *codec = w->codec;
1363 struct wm_adsp *dsps = snd_soc_codec_get_drvdata(codec);
1364 struct wm_adsp *dsp = &dsps[w->shift];
b0101b4f 1365 struct wm_adsp_alg_region *alg_region;
6ab2b7b4 1366 struct wm_coeff_ctl *ctl;
2159ad93 1367 int ret;
94e205bf 1368 int val;
2159ad93 1369
92bb4c32
DP		 1370 dsp->card = codec->card;
1371
2159ad93
MB		 1372 switch (event) {
1373 case SND_SOC_DAPM_POST_PMU:
1374 regmap_update_bits(dsp->regmap, dsp->base + ADSP1_CONTROL_30,
1375 ADSP1_SYS_ENA, ADSP1_SYS_ENA);
1376
94e205bf
CR		 1377 /*
1378 * For simplicity set the DSP clock rate to be the
1379 * SYSCLK rate rather than making it configurable.
1380 */
1381 if(dsp->sysclk_reg) {
1382 ret = regmap_read(dsp->regmap, dsp->sysclk_reg, &val);
1383 if (ret != 0) {
1384 adsp_err(dsp, "Failed to read SYSCLK state: %d\n",
1385 ret);
1386 return ret;
1387 }
1388
1389 val = (val & dsp->sysclk_mask)
1390 >> dsp->sysclk_shift;
1391
1392 ret = regmap_update_bits(dsp->regmap,
1393 dsp->base + ADSP1_CONTROL_31,
1394 ADSP1_CLK_SEL_MASK, val);
1395 if (ret != 0) {
1396 adsp_err(dsp, "Failed to set clock rate: %d\n",
1397 ret);
1398 return ret;
1399 }
1400 }
1401
2159ad93
MB		 1402 ret = wm_adsp_load(dsp);
1403 if (ret != 0)
1404 goto err;
1405
92bb4c32 1406 ret = wm_adsp_setup_algs(dsp);
db40517c
MB		 1407 if (ret != 0)
1408 goto err;
1409
2159ad93
MB		 1410 ret = wm_adsp_load_coeff(dsp);
1411 if (ret != 0)
1412 goto err;
1413
0c2e3f34 1414 /* Initialize caches for enabled and unset controls */
81ad93ec 1415 ret = wm_coeff_init_control_caches(dsp);
6ab2b7b4
DP		 1416 if (ret != 0)
1417 goto err;
1418
0c2e3f34 1419 /* Sync set controls */
81ad93ec 1420 ret = wm_coeff_sync_controls(dsp);
6ab2b7b4
DP		 1421 if (ret != 0)
1422 goto err;
1423
2159ad93
MB		 1424 /* Start the core running */
1425 regmap_update_bits(dsp->regmap, dsp->base + ADSP1_CONTROL_30,
1426 ADSP1_CORE_ENA | ADSP1_START,
1427 ADSP1_CORE_ENA | ADSP1_START);
1428 break;
1429
1430 case SND_SOC_DAPM_PRE_PMD:
1431 /* Halt the core */
1432 regmap_update_bits(dsp->regmap, dsp->base + ADSP1_CONTROL_30,
1433 ADSP1_CORE_ENA | ADSP1_START, 0);
1434
1435 regmap_update_bits(dsp->regmap, dsp->base + ADSP1_CONTROL_19,
1436 ADSP1_WDMA_BUFFER_LENGTH_MASK, 0);
1437
1438 regmap_update_bits(dsp->regmap, dsp->base + ADSP1_CONTROL_30,
1439 ADSP1_SYS_ENA, 0);
6ab2b7b4 1440
81ad93ec 1441 list_for_each_entry(ctl, &dsp->ctl_list, list)
6ab2b7b4 1442 ctl->enabled = 0;
b0101b4f
DP		 1443
1444 while (!list_empty(&dsp->alg_regions)) {
1445 alg_region = list_first_entry(&dsp->alg_regions,
1446 struct wm_adsp_alg_region,
1447 list);
1448 list_del(&alg_region->list);
1449 kfree(alg_region);
1450 }
2159ad93
MB		 1451 break;
1452
1453 default:
1454 break;
1455 }
1456
1457 return 0;
1458
1459err:
1460 regmap_update_bits(dsp->regmap, dsp->base + ADSP1_CONTROL_30,
1461 ADSP1_SYS_ENA, 0);
1462 return ret;
1463}
1464EXPORT_SYMBOL_GPL(wm_adsp1_event);
1465
1466static int wm_adsp2_ena(struct wm_adsp *dsp)
1467{
1468 unsigned int val;
1469 int ret, count;
1470
1471 ret = regmap_update_bits(dsp->regmap, dsp->base + ADSP2_CONTROL,
1472 ADSP2_SYS_ENA, ADSP2_SYS_ENA);
1473 if (ret != 0)
1474 return ret;
1475
1476 /* Wait for the RAM to start, should be near instantaneous */
1477 count = 0;
1478 do {
1479 ret = regmap_read(dsp->regmap, dsp->base + ADSP2_STATUS1,
1480 &val);
1481 if (ret != 0)
1482 return ret;
1483 } while (!(val & ADSP2_RAM_RDY) && ++count < 10);
1484
1485 if (!(val & ADSP2_RAM_RDY)) {
1486 adsp_err(dsp, "Failed to start DSP RAM\n");
1487 return -EBUSY;
1488 }
1489
1490 adsp_dbg(dsp, "RAM ready after %d polls\n", count);
1491 adsp_info(dsp, "RAM ready after %d polls\n", count);
1492
1493 return 0;
1494}
1495
1496int wm_adsp2_event(struct snd_soc_dapm_widget *w,
1497 struct snd_kcontrol *kcontrol, int event)
1498{
1499 struct snd_soc_codec *codec = w->codec;
1500 struct wm_adsp *dsps = snd_soc_codec_get_drvdata(codec);
1501 struct wm_adsp *dsp = &dsps[w->shift];
471f4885 1502 struct wm_adsp_alg_region *alg_region;
6ab2b7b4 1503 struct wm_coeff_ctl *ctl;
973838a0 1504 unsigned int val;
2159ad93
MB		 1505 int ret;
1506
92bb4c32
DP		 1507 dsp->card = codec->card;
1508
2159ad93
MB		 1509 switch (event) {
1510 case SND_SOC_DAPM_POST_PMU:
dd49e2c8
MB		 1511 /*
1512 * For simplicity set the DSP clock rate to be the
1513 * SYSCLK rate rather than making it configurable.
1514 */
1515 ret = regmap_read(dsp->regmap, ARIZONA_SYSTEM_CLOCK_1, &val);
1516 if (ret != 0) {
1517 adsp_err(dsp, "Failed to read SYSCLK state: %d\n",
1518 ret);
1519 return ret;
1520 }
1521 val = (val & ARIZONA_SYSCLK_FREQ_MASK)
1522 >> ARIZONA_SYSCLK_FREQ_SHIFT;
1523
1524 ret = regmap_update_bits(dsp->regmap,
1525 dsp->base + ADSP2_CLOCKING,
1526 ADSP2_CLK_SEL_MASK, val);
1527 if (ret != 0) {
1528 adsp_err(dsp, "Failed to set clock rate: %d\n",
1529 ret);
1530 return ret;
1531 }
1532
973838a0
MB		 1533 if (dsp->dvfs) {
1534 ret = regmap_read(dsp->regmap,
1535 dsp->base + ADSP2_CLOCKING, &val);
1536 if (ret != 0) {
1537 dev_err(dsp->dev,
1538 "Failed to read clocking: %d\n", ret);
1539 return ret;
1540 }
1541
25c6fdb0 1542 if ((val & ADSP2_CLK_SEL_MASK) >= 3) {
973838a0
MB		 1543 ret = regulator_enable(dsp->dvfs);
1544 if (ret != 0) {
1545 dev_err(dsp->dev,
1546 "Failed to enable supply: %d\n",
1547 ret);
1548 return ret;
1549 }
1550
1551 ret = regulator_set_voltage(dsp->dvfs,
1552 1800000,
1553 1800000);
1554 if (ret != 0) {
1555 dev_err(dsp->dev,
1556 "Failed to raise supply: %d\n",
1557 ret);
1558 return ret;
1559 }
1560 }
1561 }
1562
2159ad93
MB		 1563 ret = wm_adsp2_ena(dsp);
1564 if (ret != 0)
1565 return ret;
1566
1567 ret = wm_adsp_load(dsp);
1568 if (ret != 0)
1569 goto err;
1570
92bb4c32 1571 ret = wm_adsp_setup_algs(dsp);
db40517c
MB		 1572 if (ret != 0)
1573 goto err;
1574
2159ad93
MB		 1575 ret = wm_adsp_load_coeff(dsp);
1576 if (ret != 0)
1577 goto err;
1578
0c2e3f34 1579 /* Initialize caches for enabled and unset controls */
81ad93ec 1580 ret = wm_coeff_init_control_caches(dsp);
6ab2b7b4
DP		 1581 if (ret != 0)
1582 goto err;
1583
0c2e3f34 1584 /* Sync set controls */
81ad93ec 1585 ret = wm_coeff_sync_controls(dsp);
6ab2b7b4
DP		 1586 if (ret != 0)
1587 goto err;
1588
2159ad93
MB		 1589 ret = regmap_update_bits(dsp->regmap,
1590 dsp->base + ADSP2_CONTROL,
a7f9be7e
MB		 1591 ADSP2_CORE_ENA | ADSP2_START,
1592 ADSP2_CORE_ENA | ADSP2_START);
2159ad93
MB		 1593 if (ret != 0)
1594 goto err;
1023dbd9
MB		 1595
1596 dsp->running = true;
2159ad93
MB		 1597 break;
1598
1599 case SND_SOC_DAPM_PRE_PMD:
1023dbd9
MB		 1600 dsp->running = false;
1601
2159ad93 1602 regmap_update_bits(dsp->regmap, dsp->base + ADSP2_CONTROL,
a7f9be7e
MB		 1603 ADSP2_SYS_ENA | ADSP2_CORE_ENA |
1604 ADSP2_START, 0);
973838a0 1605
2d30b575
MB		 1606 /* Make sure DMAs are quiesced */
1607 regmap_write(dsp->regmap, dsp->base + ADSP2_WDMA_CONFIG_1, 0);
1608 regmap_write(dsp->regmap, dsp->base + ADSP2_WDMA_CONFIG_2, 0);
1609 regmap_write(dsp->regmap, dsp->base + ADSP2_RDMA_CONFIG_1, 0);
1610
973838a0
MB		 1611 if (dsp->dvfs) {
1612 ret = regulator_set_voltage(dsp->dvfs, 1200000,
1613 1800000);
1614 if (ret != 0)
1615 dev_warn(dsp->dev,
1616 "Failed to lower supply: %d\n",
1617 ret);
1618
1619 ret = regulator_disable(dsp->dvfs);
1620 if (ret != 0)
1621 dev_err(dsp->dev,
1622 "Failed to enable supply: %d\n",
1623 ret);
1624 }
471f4885 1625
81ad93ec 1626 list_for_each_entry(ctl, &dsp->ctl_list, list)
6ab2b7b4 1627 ctl->enabled = 0;
6ab2b7b4 1628
471f4885
MB		 1629 while (!list_empty(&dsp->alg_regions)) {
1630 alg_region = list_first_entry(&dsp->alg_regions,
1631 struct wm_adsp_alg_region,
1632 list);
1633 list_del(&alg_region->list);
1634 kfree(alg_region);
1635 }
2159ad93
MB		 1636 break;
1637
1638 default:
1639 break;
1640 }
1641
1642 return 0;
1643err:
1644 regmap_update_bits(dsp->regmap, dsp->base + ADSP2_CONTROL,
a7f9be7e 1645 ADSP2_SYS_ENA | ADSP2_CORE_ENA | ADSP2_START, 0);
2159ad93
MB		 1646 return ret;
1647}
1648EXPORT_SYMBOL_GPL(wm_adsp2_event);
973838a0
MB		 1649
1650int wm_adsp2_init(struct wm_adsp *adsp, bool dvfs)
1651{
1652 int ret;
1653
10a2b662
MB		 1654 /*
1655 * Disable the DSP memory by default when in reset for a small
1656 * power saving.
1657 */
1658 ret = regmap_update_bits(adsp->regmap, adsp->base + ADSP2_CONTROL,
1659 ADSP2_MEM_ENA, 0);
1660 if (ret != 0) {
1661 adsp_err(adsp, "Failed to clear memory retention: %d\n", ret);
1662 return ret;
1663 }
1664
471f4885 1665 INIT_LIST_HEAD(&adsp->alg_regions);
81ad93ec 1666 INIT_LIST_HEAD(&adsp->ctl_list);
6ab2b7b4 1667
973838a0
MB		 1668 if (dvfs) {
1669 adsp->dvfs = devm_regulator_get(adsp->dev, "DCVDD");
1670 if (IS_ERR(adsp->dvfs)) {
1671 ret = PTR_ERR(adsp->dvfs);
1672 dev_err(adsp->dev, "Failed to get DCVDD: %d\n", ret);
81ad93ec 1673 return ret;
973838a0
MB		 1674 }
1675
1676 ret = regulator_enable(adsp->dvfs);
1677 if (ret != 0) {
1678 dev_err(adsp->dev, "Failed to enable DCVDD: %d\n",
1679 ret);
81ad93ec 1680 return ret;
973838a0
MB		 1681 }
1682
1683 ret = regulator_set_voltage(adsp->dvfs, 1200000, 1800000);
1684 if (ret != 0) {
1685 dev_err(adsp->dev, "Failed to initialise DVFS: %d\n",
1686 ret);
81ad93ec 1687 return ret;
973838a0
MB		 1688 }
1689
1690 ret = regulator_disable(adsp->dvfs);
1691 if (ret != 0) {
1692 dev_err(adsp->dev, "Failed to disable DCVDD: %d\n",
1693 ret);
81ad93ec 1694 return ret;
973838a0
MB		 1695 }
1696 }
1697
1698 return 0;
1699}
1700EXPORT_SYMBOL_GPL(wm_adsp2_init);
Empty description
This page took 0.340679 seconds and 4 git commands to generate.