]> Git Repo - linux.git/blame - drivers/clk/sunxi-ng/ccu-sun8i-h3.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
clk: Remove io.h from clk-provider.h
[linux.git] / drivers / clk / sunxi-ng / ccu-sun8i-h3.c
CommitLineData
0577e485
MR		 1/*
2 * Copyright (c) 2016 Maxime Ripard. All rights reserved.
3 *
4 * This software is licensed under the terms of the GNU General Public
5 * License version 2, as published by the Free Software Foundation, and
6 * may be copied, distributed, and modified under those terms.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 */
13
14#include <linux/clk-provider.h>
62e59c4e 15#include <linux/io.h>
0577e485
MR		 16#include <linux/of_address.h>
17
18#include "ccu_common.h"
19#include "ccu_reset.h"
20
21#include "ccu_div.h"
22#include "ccu_gate.h"
23#include "ccu_mp.h"
24#include "ccu_mult.h"
25#include "ccu_nk.h"
26#include "ccu_nkm.h"
27#include "ccu_nkmp.h"
28#include "ccu_nm.h"
29#include "ccu_phase.h"
a5e3e2b2 30#include "ccu_sdm.h"
0577e485
MR		 31
32#include "ccu-sun8i-h3.h"
33
34static SUNXI_CCU_NKMP_WITH_GATE_LOCK(pll_cpux_clk, "pll-cpux",
35 "osc24M", 0x000,
36 8, 5, /* N */
37 4, 2, /* K */
38 0, 2, /* M */
39 16, 2, /* P */
40 BIT(31), /* gate */
41 BIT(28), /* lock */
62d212bd 42 CLK_SET_RATE_UNGATE);
0577e485
MR		 43
44/*
45 * The Audio PLL is supposed to have 4 outputs: 3 fixed factors from
46 * the base (2x, 4x and 8x), and one variable divider (the one true
47 * pll audio).
48 *
a5e3e2b2
CYT		 49 * With sigma-delta modulation for fractional-N on the audio PLL,
50 * we have to use specific dividers. This means the variable divider
51 * can no longer be used, as the audio codec requests the exact clock
52 * rates we support through this mechanism. So we now hard code the
53 * variable divider to 1. This means the clock rates will no longer
54 * match the clock names.
0577e485
MR		 55 */
56#define SUN8I_H3_PLL_AUDIO_REG 0x008
57
a5e3e2b2
CYT		 58static struct ccu_sdm_setting pll_audio_sdm_table[] = {
59 { .rate = 22579200, .pattern = 0xc0010d84, .m = 8, .n = 7 },
60 { .rate = 24576000, .pattern = 0xc000ac02, .m = 14, .n = 14 },
61};
62
63static SUNXI_CCU_NM_WITH_SDM_GATE_LOCK(pll_audio_base_clk, "pll-audio-base",
64 "osc24M", 0x008,
65 8, 7, /* N */
66 0, 5, /* M */
67 pll_audio_sdm_table, BIT(24),
68 0x284, BIT(31),
69 BIT(31), /* gate */
70 BIT(28), /* lock */
71 CLK_SET_RATE_UNGATE);
0577e485 72
02d79016
JS		 73static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK_MIN_MAX(pll_video_clk, "pll-video",
74 "osc24M", 0x0010,
75 192000000, /* Minimum rate */
76 912000000, /* Maximum rate */
77 8, 7, /* N */
78 0, 4, /* M */
79 BIT(24), /* frac enable */
80 BIT(25), /* frac select */
81 270000000, /* frac rate 0 */
82 297000000, /* frac rate 1 */
83 BIT(31), /* gate */
84 BIT(28), /* lock */
85 CLK_SET_RATE_UNGATE);
0577e485
MR		 86
87static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, "pll-ve",
88 "osc24M", 0x0018,
89 8, 7, /* N */
90 0, 4, /* M */
91 BIT(24), /* frac enable */
92 BIT(25), /* frac select */
93 270000000, /* frac rate 0 */
94 297000000, /* frac rate 1 */
95 BIT(31), /* gate */
96 BIT(28), /* lock */
62d212bd 97 CLK_SET_RATE_UNGATE);
0577e485
MR		 98
99static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr_clk, "pll-ddr",
100 "osc24M", 0x020,
101 8, 5, /* N */
102 4, 2, /* K */
103 0, 2, /* M */
104 BIT(31), /* gate */
105 BIT(28), /* lock */
62d212bd 106 CLK_SET_RATE_UNGATE);
0577e485
MR		 107
108static SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph0_clk, "pll-periph0",
109 "osc24M", 0x028,
110 8, 5, /* N */
111 4, 2, /* K */
112 BIT(31), /* gate */
113 BIT(28), /* lock */
114 2, /* post-div */
62d212bd 115 CLK_SET_RATE_UNGATE);
0577e485
MR		 116
117static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_gpu_clk, "pll-gpu",
118 "osc24M", 0x0038,
119 8, 7, /* N */
120 0, 4, /* M */
121 BIT(24), /* frac enable */
122 BIT(25), /* frac select */
123 270000000, /* frac rate 0 */
124 297000000, /* frac rate 1 */
125 BIT(31), /* gate */
126 BIT(28), /* lock */
62d212bd 127 CLK_SET_RATE_UNGATE);
0577e485
MR		 128
129static SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph1_clk, "pll-periph1",
130 "osc24M", 0x044,
131 8, 5, /* N */
132 4, 2, /* K */
133 BIT(31), /* gate */
134 BIT(28), /* lock */
135 2, /* post-div */
62d212bd 136 CLK_SET_RATE_UNGATE);
0577e485
MR		 137
138static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, "pll-de",
139 "osc24M", 0x0048,
140 8, 7, /* N */
141 0, 4, /* M */
142 BIT(24), /* frac enable */
143 BIT(25), /* frac select */
144 270000000, /* frac rate 0 */
145 297000000, /* frac rate 1 */
146 BIT(31), /* gate */
147 BIT(28), /* lock */
62d212bd 148 CLK_SET_RATE_UNGATE);
0577e485
MR		 149
150static const char * const cpux_parents[] = { "osc32k", "osc24M",
151 "pll-cpux" , "pll-cpux" };
152static SUNXI_CCU_MUX(cpux_clk, "cpux", cpux_parents,
913c3d85 153 0x050, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT);
0577e485
MR		 154
155static SUNXI_CCU_M(axi_clk, "axi", "cpux", 0x050, 0, 2, 0);
156
157static const char * const ahb1_parents[] = { "osc32k", "osc24M",
158 "axi" , "pll-periph0" };
13e0dde8
CYT		 159static const struct ccu_mux_var_prediv ahb1_predivs[] = {
160 { .index = 3, .shift = 6, .width = 2 },
161};
0577e485
MR		 162static struct ccu_div ahb1_clk = {
163 .div = _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),
164
165 .mux = {
166 .shift = 12,
167 .width = 2,
168
13e0dde8
CYT		 169 .var_predivs = ahb1_predivs,
170 .n_var_predivs = ARRAY_SIZE(ahb1_predivs),
0577e485
MR		 171 },
172
173 .common = {
174 .reg = 0x054,
175 .features = CCU_FEATURE_VARIABLE_PREDIV,
176 .hw.init = CLK_HW_INIT_PARENTS("ahb1",
177 ahb1_parents,
178 &ccu_div_ops,
179 0),
180 },
181};
182
183static struct clk_div_table apb1_div_table[] = {
184 { .val = 0, .div = 2 },
185 { .val = 1, .div = 2 },
186 { .val = 2, .div = 4 },
187 { .val = 3, .div = 8 },
188 { /* Sentinel */ },
189};
190static SUNXI_CCU_DIV_TABLE(apb1_clk, "apb1", "ahb1",
191 0x054, 8, 2, apb1_div_table, 0);
192
193static const char * const apb2_parents[] = { "osc32k", "osc24M",
194 "pll-periph0" , "pll-periph0" };
195static SUNXI_CCU_MP_WITH_MUX(apb2_clk, "apb2", apb2_parents, 0x058,
196 0, 5, /* M */
197 16, 2, /* P */
198 24, 2, /* mux */
199 0);
200
201static const char * const ahb2_parents[] = { "ahb1" , "pll-periph0" };
ff5294db
CYT		 202static const struct ccu_mux_fixed_prediv ahb2_fixed_predivs[] = {
203 { .index = 1, .div = 2 },
204};
0577e485
MR		 205static struct ccu_mux ahb2_clk = {
206 .mux = {
207 .shift = 0,
208 .width = 1,
ff5294db
CYT		 209 .fixed_predivs = ahb2_fixed_predivs,
210 .n_predivs = ARRAY_SIZE(ahb2_fixed_predivs),
0577e485
MR		 211 },
212
213 .common = {
214 .reg = 0x05c,
215 .features = CCU_FEATURE_FIXED_PREDIV,
216 .hw.init = CLK_HW_INIT_PARENTS("ahb2",
217 ahb2_parents,
218 &ccu_mux_ops,
219 0),
220 },
221};
222
223static SUNXI_CCU_GATE(bus_ce_clk, "bus-ce", "ahb1",
224 0x060, BIT(5), 0);
225static SUNXI_CCU_GATE(bus_dma_clk, "bus-dma", "ahb1",
226 0x060, BIT(6), 0);
227static SUNXI_CCU_GATE(bus_mmc0_clk, "bus-mmc0", "ahb1",
228 0x060, BIT(8), 0);
229static SUNXI_CCU_GATE(bus_mmc1_clk, "bus-mmc1", "ahb1",
230 0x060, BIT(9), 0);
231static SUNXI_CCU_GATE(bus_mmc2_clk, "bus-mmc2", "ahb1",
232 0x060, BIT(10), 0);
233static SUNXI_CCU_GATE(bus_nand_clk, "bus-nand", "ahb1",
234 0x060, BIT(13), 0);
235static SUNXI_CCU_GATE(bus_dram_clk, "bus-dram", "ahb1",
236 0x060, BIT(14), 0);
237static SUNXI_CCU_GATE(bus_emac_clk, "bus-emac", "ahb2",
238 0x060, BIT(17), 0);
239static SUNXI_CCU_GATE(bus_ts_clk, "bus-ts", "ahb1",
240 0x060, BIT(18), 0);
241static SUNXI_CCU_GATE(bus_hstimer_clk, "bus-hstimer", "ahb1",
242 0x060, BIT(19), 0);
243static SUNXI_CCU_GATE(bus_spi0_clk, "bus-spi0", "ahb1",
244 0x060, BIT(20), 0);
245static SUNXI_CCU_GATE(bus_spi1_clk, "bus-spi1", "ahb1",
246 0x060, BIT(21), 0);
247static SUNXI_CCU_GATE(bus_otg_clk, "bus-otg", "ahb1",
248 0x060, BIT(23), 0);
249static SUNXI_CCU_GATE(bus_ehci0_clk, "bus-ehci0", "ahb1",
250 0x060, BIT(24), 0);
251static SUNXI_CCU_GATE(bus_ehci1_clk, "bus-ehci1", "ahb2",
252 0x060, BIT(25), 0);
253static SUNXI_CCU_GATE(bus_ehci2_clk, "bus-ehci2", "ahb2",
254 0x060, BIT(26), 0);
255static SUNXI_CCU_GATE(bus_ehci3_clk, "bus-ehci3", "ahb2",
256 0x060, BIT(27), 0);
257static SUNXI_CCU_GATE(bus_ohci0_clk, "bus-ohci0", "ahb1",
258 0x060, BIT(28), 0);
259static SUNXI_CCU_GATE(bus_ohci1_clk, "bus-ohci1", "ahb2",
260 0x060, BIT(29), 0);
261static SUNXI_CCU_GATE(bus_ohci2_clk, "bus-ohci2", "ahb2",
262 0x060, BIT(30), 0);
263static SUNXI_CCU_GATE(bus_ohci3_clk, "bus-ohci3", "ahb2",
264 0x060, BIT(31), 0);
265
266static SUNXI_CCU_GATE(bus_ve_clk, "bus-ve", "ahb1",
267 0x064, BIT(0), 0);
268static SUNXI_CCU_GATE(bus_tcon0_clk, "bus-tcon0", "ahb1",
269 0x064, BIT(3), 0);
270static SUNXI_CCU_GATE(bus_tcon1_clk, "bus-tcon1", "ahb1",
271 0x064, BIT(4), 0);
272static SUNXI_CCU_GATE(bus_deinterlace_clk, "bus-deinterlace", "ahb1",
273 0x064, BIT(5), 0);
274static SUNXI_CCU_GATE(bus_csi_clk, "bus-csi", "ahb1",
275 0x064, BIT(8), 0);
276static SUNXI_CCU_GATE(bus_tve_clk, "bus-tve", "ahb1",
277 0x064, BIT(9), 0);
278static SUNXI_CCU_GATE(bus_hdmi_clk, "bus-hdmi", "ahb1",
279 0x064, BIT(11), 0);
280static SUNXI_CCU_GATE(bus_de_clk, "bus-de", "ahb1",
281 0x064, BIT(12), 0);
282static SUNXI_CCU_GATE(bus_gpu_clk, "bus-gpu", "ahb1",
283 0x064, BIT(20), 0);
284static SUNXI_CCU_GATE(bus_msgbox_clk, "bus-msgbox", "ahb1",
285 0x064, BIT(21), 0);
286static SUNXI_CCU_GATE(bus_spinlock_clk, "bus-spinlock", "ahb1",
287 0x064, BIT(22), 0);
288
289static SUNXI_CCU_GATE(bus_codec_clk, "bus-codec", "apb1",
290 0x068, BIT(0), 0);
291static SUNXI_CCU_GATE(bus_spdif_clk, "bus-spdif", "apb1",
292 0x068, BIT(1), 0);
293static SUNXI_CCU_GATE(bus_pio_clk, "bus-pio", "apb1",
294 0x068, BIT(5), 0);
295static SUNXI_CCU_GATE(bus_ths_clk, "bus-ths", "apb1",
296 0x068, BIT(8), 0);
297static SUNXI_CCU_GATE(bus_i2s0_clk, "bus-i2s0", "apb1",
298 0x068, BIT(12), 0);
299static SUNXI_CCU_GATE(bus_i2s1_clk, "bus-i2s1", "apb1",
300 0x068, BIT(13), 0);
301static SUNXI_CCU_GATE(bus_i2s2_clk, "bus-i2s2", "apb1",
302 0x068, BIT(14), 0);
303
304static SUNXI_CCU_GATE(bus_i2c0_clk, "bus-i2c0", "apb2",
305 0x06c, BIT(0), 0);
306static SUNXI_CCU_GATE(bus_i2c1_clk, "bus-i2c1", "apb2",
307 0x06c, BIT(1), 0);
308static SUNXI_CCU_GATE(bus_i2c2_clk, "bus-i2c2", "apb2",
309 0x06c, BIT(2), 0);
310static SUNXI_CCU_GATE(bus_uart0_clk, "bus-uart0", "apb2",
311 0x06c, BIT(16), 0);
312static SUNXI_CCU_GATE(bus_uart1_clk, "bus-uart1", "apb2",
313 0x06c, BIT(17), 0);
314static SUNXI_CCU_GATE(bus_uart2_clk, "bus-uart2", "apb2",
315 0x06c, BIT(18), 0);
316static SUNXI_CCU_GATE(bus_uart3_clk, "bus-uart3", "apb2",
317 0x06c, BIT(19), 0);
9be1c8af 318static SUNXI_CCU_GATE(bus_scr0_clk, "bus-scr0", "apb2",
0577e485 319 0x06c, BIT(20), 0);
9be1c8af
IZ		 320static SUNXI_CCU_GATE(bus_scr1_clk, "bus-scr1", "apb2",
321 0x06c, BIT(21), 0);
0577e485
MR		 322
323static SUNXI_CCU_GATE(bus_ephy_clk, "bus-ephy", "ahb1",
324 0x070, BIT(0), 0);
325static SUNXI_CCU_GATE(bus_dbg_clk, "bus-dbg", "ahb1",
326 0x070, BIT(7), 0);
327
328static struct clk_div_table ths_div_table[] = {
329 { .val = 0, .div = 1 },
330 { .val = 1, .div = 2 },
331 { .val = 2, .div = 4 },
332 { .val = 3, .div = 6 },
333};
334static SUNXI_CCU_DIV_TABLE_WITH_GATE(ths_clk, "ths", "osc24M",
335 0x074, 0, 2, ths_div_table, BIT(31), 0);
336
337static const char * const mod0_default_parents[] = { "osc24M", "pll-periph0",
338 "pll-periph1" };
339static SUNXI_CCU_MP_WITH_MUX_GATE(nand_clk, "nand", mod0_default_parents, 0x080,
340 0, 4, /* M */
341 16, 2, /* P */
342 24, 2, /* mux */
343 BIT(31), /* gate */
344 0);
345
346static SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, "mmc0", mod0_default_parents, 0x088,
347 0, 4, /* M */
348 16, 2, /* P */
349 24, 2, /* mux */
350 BIT(31), /* gate */
351 0);
352
353static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
354 0x088, 20, 3, 0);
355static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
356 0x088, 8, 3, 0);
357
358static SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, "mmc1", mod0_default_parents, 0x08c,
359 0, 4, /* M */
360 16, 2, /* P */
361 24, 2, /* mux */
362 BIT(31), /* gate */
363 0);
364
365static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
366 0x08c, 20, 3, 0);
367static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
368 0x08c, 8, 3, 0);
369
370static SUNXI_CCU_MP_WITH_MUX_GATE(mmc2_clk, "mmc2", mod0_default_parents, 0x090,
371 0, 4, /* M */
372 16, 2, /* P */
373 24, 2, /* mux */
374 BIT(31), /* gate */
375 0);
376
377static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
378 0x090, 20, 3, 0);
379static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
380 0x090, 8, 3, 0);
381
382static const char * const ts_parents[] = { "osc24M", "pll-periph0", };
383static SUNXI_CCU_MP_WITH_MUX_GATE(ts_clk, "ts", ts_parents, 0x098,
384 0, 4, /* M */
385 16, 2, /* P */
386 24, 2, /* mux */
387 BIT(31), /* gate */
388 0);
389
390static SUNXI_CCU_MP_WITH_MUX_GATE(ce_clk, "ce", mod0_default_parents, 0x09c,
391 0, 4, /* M */
392 16, 2, /* P */
393 24, 2, /* mux */
394 BIT(31), /* gate */
395 0);
396
397static SUNXI_CCU_MP_WITH_MUX_GATE(spi0_clk, "spi0", mod0_default_parents, 0x0a0,
398 0, 4, /* M */
399 16, 2, /* P */
400 24, 2, /* mux */
401 BIT(31), /* gate */
402 0);
403
404static SUNXI_CCU_MP_WITH_MUX_GATE(spi1_clk, "spi1", mod0_default_parents, 0x0a4,
405 0, 4, /* M */
406 16, 2, /* P */
407 24, 2, /* mux */
408 BIT(31), /* gate */
409 0);
410
411static const char * const i2s_parents[] = { "pll-audio-8x", "pll-audio-4x",
412 "pll-audio-2x", "pll-audio" };
413static SUNXI_CCU_MUX_WITH_GATE(i2s0_clk, "i2s0", i2s_parents,
0f6f9302 414 0x0b0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 415
416static SUNXI_CCU_MUX_WITH_GATE(i2s1_clk, "i2s1", i2s_parents,
0f6f9302 417 0x0b4, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 418
419static SUNXI_CCU_MUX_WITH_GATE(i2s2_clk, "i2s2", i2s_parents,
0f6f9302 420 0x0b8, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 421
422static SUNXI_CCU_M_WITH_GATE(spdif_clk, "spdif", "pll-audio",
0f6f9302 423 0x0c0, 0, 4, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 424
425static SUNXI_CCU_GATE(usb_phy0_clk, "usb-phy0", "osc24M",
426 0x0cc, BIT(8), 0);
427static SUNXI_CCU_GATE(usb_phy1_clk, "usb-phy1", "osc24M",
428 0x0cc, BIT(9), 0);
429static SUNXI_CCU_GATE(usb_phy2_clk, "usb-phy2", "osc24M",
430 0x0cc, BIT(10), 0);
431static SUNXI_CCU_GATE(usb_phy3_clk, "usb-phy3", "osc24M",
432 0x0cc, BIT(11), 0);
433static SUNXI_CCU_GATE(usb_ohci0_clk, "usb-ohci0", "osc24M",
434 0x0cc, BIT(16), 0);
435static SUNXI_CCU_GATE(usb_ohci1_clk, "usb-ohci1", "osc24M",
436 0x0cc, BIT(17), 0);
437static SUNXI_CCU_GATE(usb_ohci2_clk, "usb-ohci2", "osc24M",
438 0x0cc, BIT(18), 0);
439static SUNXI_CCU_GATE(usb_ohci3_clk, "usb-ohci3", "osc24M",
440 0x0cc, BIT(19), 0);
441
442static const char * const dram_parents[] = { "pll-ddr", "pll-periph0-2x" };
443static SUNXI_CCU_M_WITH_MUX(dram_clk, "dram", dram_parents,
444 0x0f4, 0, 4, 20, 2, CLK_IS_CRITICAL);
445
446static SUNXI_CCU_GATE(dram_ve_clk, "dram-ve", "dram",
447 0x100, BIT(0), 0);
448static SUNXI_CCU_GATE(dram_csi_clk, "dram-csi", "dram",
449 0x100, BIT(1), 0);
450static SUNXI_CCU_GATE(dram_deinterlace_clk, "dram-deinterlace", "dram",
451 0x100, BIT(2), 0);
452static SUNXI_CCU_GATE(dram_ts_clk, "dram-ts", "dram",
453 0x100, BIT(3), 0);
454
455static const char * const de_parents[] = { "pll-periph0-2x", "pll-de" };
456static SUNXI_CCU_M_WITH_MUX_GATE(de_clk, "de", de_parents,
b1a1ad4b
JS		 457 0x104, 0, 4, 24, 3, BIT(31),
458 CLK_SET_RATE_PARENT);
0577e485
MR		 459
460static const char * const tcon_parents[] = { "pll-video" };
461static SUNXI_CCU_M_WITH_MUX_GATE(tcon_clk, "tcon", tcon_parents,
b1a1ad4b
JS		 462 0x118, 0, 4, 24, 3, BIT(31),
463 CLK_SET_RATE_PARENT);
0577e485
MR		 464
465static const char * const tve_parents[] = { "pll-de", "pll-periph1" };
466static SUNXI_CCU_M_WITH_MUX_GATE(tve_clk, "tve", tve_parents,
467 0x120, 0, 4, 24, 3, BIT(31), 0);
468
469static const char * const deinterlace_parents[] = { "pll-periph0", "pll-periph1" };
470static SUNXI_CCU_M_WITH_MUX_GATE(deinterlace_clk, "deinterlace", deinterlace_parents,
471 0x124, 0, 4, 24, 3, BIT(31), 0);
472
473static SUNXI_CCU_GATE(csi_misc_clk, "csi-misc", "osc24M",
474 0x130, BIT(31), 0);
475
476static const char * const csi_sclk_parents[] = { "pll-periph0", "pll-periph1" };
477static SUNXI_CCU_M_WITH_MUX_GATE(csi_sclk_clk, "csi-sclk", csi_sclk_parents,
478 0x134, 16, 4, 24, 3, BIT(31), 0);
479
7bb7d29c 480static const char * const csi_mclk_parents[] = { "osc24M", "pll-video", "pll-periph1" };
0577e485
MR		 481static SUNXI_CCU_M_WITH_MUX_GATE(csi_mclk_clk, "csi-mclk", csi_mclk_parents,
482 0x134, 0, 5, 8, 3, BIT(15), 0);
483
484static SUNXI_CCU_M_WITH_GATE(ve_clk, "ve", "pll-ve",
64f28430 485 0x13c, 16, 3, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 486
487static SUNXI_CCU_GATE(ac_dig_clk, "ac-dig", "pll-audio",
0f6f9302 488 0x140, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 489static SUNXI_CCU_GATE(avs_clk, "avs", "osc24M",
490 0x144, BIT(31), 0);
491
492static const char * const hdmi_parents[] = { "pll-video" };
493static SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, "hdmi", hdmi_parents,
b1a1ad4b
JS		 494 0x150, 0, 4, 24, 2, BIT(31),
495 CLK_SET_RATE_PARENT);
0577e485
MR		 496
497static SUNXI_CCU_GATE(hdmi_ddc_clk, "hdmi-ddc", "osc24M",
498 0x154, BIT(31), 0);
499
500static const char * const mbus_parents[] = { "osc24M", "pll-periph0-2x", "pll-ddr" };
501static SUNXI_CCU_M_WITH_MUX_GATE(mbus_clk, "mbus", mbus_parents,
502 0x15c, 0, 3, 24, 2, BIT(31), CLK_IS_CRITICAL);
503
504static SUNXI_CCU_M_WITH_GATE(gpu_clk, "gpu", "pll-gpu",
70641cca 505 0x1a0, 0, 3, BIT(31), CLK_SET_RATE_PARENT);
0577e485
MR		 506
507static struct ccu_common *sun8i_h3_ccu_clks[] = {
508 &pll_cpux_clk.common,
509 &pll_audio_base_clk.common,
510 &pll_video_clk.common,
511 &pll_ve_clk.common,
512 &pll_ddr_clk.common,
513 &pll_periph0_clk.common,
514 &pll_gpu_clk.common,
515 &pll_periph1_clk.common,
516 &pll_de_clk.common,
517 &cpux_clk.common,
518 &axi_clk.common,
519 &ahb1_clk.common,
520 &apb1_clk.common,
521 &apb2_clk.common,
522 &ahb2_clk.common,
523 &bus_ce_clk.common,
524 &bus_dma_clk.common,
525 &bus_mmc0_clk.common,
526 &bus_mmc1_clk.common,
527 &bus_mmc2_clk.common,
528 &bus_nand_clk.common,
529 &bus_dram_clk.common,
530 &bus_emac_clk.common,
531 &bus_ts_clk.common,
532 &bus_hstimer_clk.common,
533 &bus_spi0_clk.common,
534 &bus_spi1_clk.common,
535 &bus_otg_clk.common,
536 &bus_ehci0_clk.common,
537 &bus_ehci1_clk.common,
538 &bus_ehci2_clk.common,
539 &bus_ehci3_clk.common,
540 &bus_ohci0_clk.common,
541 &bus_ohci1_clk.common,
542 &bus_ohci2_clk.common,
543 &bus_ohci3_clk.common,
544 &bus_ve_clk.common,
545 &bus_tcon0_clk.common,
546 &bus_tcon1_clk.common,
547 &bus_deinterlace_clk.common,
548 &bus_csi_clk.common,
549 &bus_tve_clk.common,
550 &bus_hdmi_clk.common,
551 &bus_de_clk.common,
552 &bus_gpu_clk.common,
553 &bus_msgbox_clk.common,
554 &bus_spinlock_clk.common,
555 &bus_codec_clk.common,
556 &bus_spdif_clk.common,
557 &bus_pio_clk.common,
558 &bus_ths_clk.common,
559 &bus_i2s0_clk.common,
560 &bus_i2s1_clk.common,
561 &bus_i2s2_clk.common,
562 &bus_i2c0_clk.common,
563 &bus_i2c1_clk.common,
564 &bus_i2c2_clk.common,
565 &bus_uart0_clk.common,
566 &bus_uart1_clk.common,
567 &bus_uart2_clk.common,
568 &bus_uart3_clk.common,
9be1c8af 569 &bus_scr0_clk.common,
0577e485
MR		 570 &bus_ephy_clk.common,
571 &bus_dbg_clk.common,
572 &ths_clk.common,
573 &nand_clk.common,
574 &mmc0_clk.common,
575 &mmc0_sample_clk.common,
576 &mmc0_output_clk.common,
577 &mmc1_clk.common,
578 &mmc1_sample_clk.common,
579 &mmc1_output_clk.common,
580 &mmc2_clk.common,
581 &mmc2_sample_clk.common,
582 &mmc2_output_clk.common,
583 &ts_clk.common,
584 &ce_clk.common,
585 &spi0_clk.common,
586 &spi1_clk.common,
587 &i2s0_clk.common,
588 &i2s1_clk.common,
589 &i2s2_clk.common,
590 &spdif_clk.common,
591 &usb_phy0_clk.common,
592 &usb_phy1_clk.common,
593 &usb_phy2_clk.common,
594 &usb_phy3_clk.common,
595 &usb_ohci0_clk.common,
596 &usb_ohci1_clk.common,
597 &usb_ohci2_clk.common,
598 &usb_ohci3_clk.common,
599 &dram_clk.common,
600 &dram_ve_clk.common,
601 &dram_csi_clk.common,
602 &dram_deinterlace_clk.common,
603 &dram_ts_clk.common,
604 &de_clk.common,
605 &tcon_clk.common,
606 &tve_clk.common,
607 &deinterlace_clk.common,
608 &csi_misc_clk.common,
609 &csi_sclk_clk.common,
610 &csi_mclk_clk.common,
611 &ve_clk.common,
612 &ac_dig_clk.common,
613 &avs_clk.common,
614 &hdmi_clk.common,
615 &hdmi_ddc_clk.common,
616 &mbus_clk.common,
617 &gpu_clk.common,
618};
619
9be1c8af
IZ		 620static struct ccu_common *sun50i_h5_ccu_clks[] = {
621 &pll_cpux_clk.common,
622 &pll_audio_base_clk.common,
623 &pll_video_clk.common,
624 &pll_ve_clk.common,
625 &pll_ddr_clk.common,
626 &pll_periph0_clk.common,
627 &pll_gpu_clk.common,
628 &pll_periph1_clk.common,
629 &pll_de_clk.common,
630 &cpux_clk.common,
631 &axi_clk.common,
632 &ahb1_clk.common,
633 &apb1_clk.common,
634 &apb2_clk.common,
635 &ahb2_clk.common,
636 &bus_ce_clk.common,
637 &bus_dma_clk.common,
638 &bus_mmc0_clk.common,
639 &bus_mmc1_clk.common,
640 &bus_mmc2_clk.common,
641 &bus_nand_clk.common,
642 &bus_dram_clk.common,
643 &bus_emac_clk.common,
644 &bus_ts_clk.common,
645 &bus_hstimer_clk.common,
646 &bus_spi0_clk.common,
647 &bus_spi1_clk.common,
648 &bus_otg_clk.common,
649 &bus_ehci0_clk.common,
650 &bus_ehci1_clk.common,
651 &bus_ehci2_clk.common,
652 &bus_ehci3_clk.common,
653 &bus_ohci0_clk.common,
654 &bus_ohci1_clk.common,
655 &bus_ohci2_clk.common,
656 &bus_ohci3_clk.common,
657 &bus_ve_clk.common,
658 &bus_tcon0_clk.common,
659 &bus_tcon1_clk.common,
660 &bus_deinterlace_clk.common,
661 &bus_csi_clk.common,
662 &bus_tve_clk.common,
663 &bus_hdmi_clk.common,
664 &bus_de_clk.common,
665 &bus_gpu_clk.common,
666 &bus_msgbox_clk.common,
667 &bus_spinlock_clk.common,
668 &bus_codec_clk.common,
669 &bus_spdif_clk.common,
670 &bus_pio_clk.common,
671 &bus_ths_clk.common,
672 &bus_i2s0_clk.common,
673 &bus_i2s1_clk.common,
674 &bus_i2s2_clk.common,
675 &bus_i2c0_clk.common,
676 &bus_i2c1_clk.common,
677 &bus_i2c2_clk.common,
678 &bus_uart0_clk.common,
679 &bus_uart1_clk.common,
680 &bus_uart2_clk.common,
681 &bus_uart3_clk.common,
682 &bus_scr0_clk.common,
683 &bus_scr1_clk.common,
684 &bus_ephy_clk.common,
685 &bus_dbg_clk.common,
686 &ths_clk.common,
687 &nand_clk.common,
688 &mmc0_clk.common,
689 &mmc1_clk.common,
690 &mmc2_clk.common,
691 &ts_clk.common,
692 &ce_clk.common,
693 &spi0_clk.common,
694 &spi1_clk.common,
695 &i2s0_clk.common,
696 &i2s1_clk.common,
697 &i2s2_clk.common,
698 &spdif_clk.common,
699 &usb_phy0_clk.common,
700 &usb_phy1_clk.common,
701 &usb_phy2_clk.common,
702 &usb_phy3_clk.common,
703 &usb_ohci0_clk.common,
704 &usb_ohci1_clk.common,
705 &usb_ohci2_clk.common,
706 &usb_ohci3_clk.common,
707 &dram_clk.common,
708 &dram_ve_clk.common,
709 &dram_csi_clk.common,
710 &dram_deinterlace_clk.common,
711 &dram_ts_clk.common,
712 &de_clk.common,
713 &tcon_clk.common,
714 &tve_clk.common,
715 &deinterlace_clk.common,
716 &csi_misc_clk.common,
717 &csi_sclk_clk.common,
718 &csi_mclk_clk.common,
719 &ve_clk.common,
720 &ac_dig_clk.common,
721 &avs_clk.common,
722 &hdmi_clk.common,
723 &hdmi_ddc_clk.common,
724 &mbus_clk.common,
725 &gpu_clk.common,
726};
727
a5e3e2b2 728/* We hardcode the divider to 1 for now */
0577e485 729static CLK_FIXED_FACTOR(pll_audio_clk, "pll-audio",
a5e3e2b2 730 "pll-audio-base", 1, 1, CLK_SET_RATE_PARENT);
0577e485
MR		 731static CLK_FIXED_FACTOR(pll_audio_2x_clk, "pll-audio-2x",
732 "pll-audio-base", 2, 1, CLK_SET_RATE_PARENT);
733static CLK_FIXED_FACTOR(pll_audio_4x_clk, "pll-audio-4x",
734 "pll-audio-base", 1, 1, CLK_SET_RATE_PARENT);
735static CLK_FIXED_FACTOR(pll_audio_8x_clk, "pll-audio-8x",
736 "pll-audio-base", 1, 2, CLK_SET_RATE_PARENT);
737static CLK_FIXED_FACTOR(pll_periph0_2x_clk, "pll-periph0-2x",
738 "pll-periph0", 1, 2, 0);
739
740static struct clk_hw_onecell_data sun8i_h3_hw_clks = {
741 .hws = {
742 [CLK_PLL_CPUX] = &pll_cpux_clk.common.hw,
743 [CLK_PLL_AUDIO_BASE] = &pll_audio_base_clk.common.hw,
744 [CLK_PLL_AUDIO] = &pll_audio_clk.hw,
745 [CLK_PLL_AUDIO_2X] = &pll_audio_2x_clk.hw,
746 [CLK_PLL_AUDIO_4X] = &pll_audio_4x_clk.hw,
747 [CLK_PLL_AUDIO_8X] = &pll_audio_8x_clk.hw,
748 [CLK_PLL_VIDEO] = &pll_video_clk.common.hw,
749 [CLK_PLL_VE] = &pll_ve_clk.common.hw,
750 [CLK_PLL_DDR] = &pll_ddr_clk.common.hw,
751 [CLK_PLL_PERIPH0] = &pll_periph0_clk.common.hw,
752 [CLK_PLL_PERIPH0_2X] = &pll_periph0_2x_clk.hw,
753 [CLK_PLL_GPU] = &pll_gpu_clk.common.hw,
754 [CLK_PLL_PERIPH1] = &pll_periph1_clk.common.hw,
755 [CLK_PLL_DE] = &pll_de_clk.common.hw,
756 [CLK_CPUX] = &cpux_clk.common.hw,
757 [CLK_AXI] = &axi_clk.common.hw,
758 [CLK_AHB1] = &ahb1_clk.common.hw,
759 [CLK_APB1] = &apb1_clk.common.hw,
760 [CLK_APB2] = &apb2_clk.common.hw,
761 [CLK_AHB2] = &ahb2_clk.common.hw,
762 [CLK_BUS_CE] = &bus_ce_clk.common.hw,
763 [CLK_BUS_DMA] = &bus_dma_clk.common.hw,
764 [CLK_BUS_MMC0] = &bus_mmc0_clk.common.hw,
765 [CLK_BUS_MMC1] = &bus_mmc1_clk.common.hw,
766 [CLK_BUS_MMC2] = &bus_mmc2_clk.common.hw,
767 [CLK_BUS_NAND] = &bus_nand_clk.common.hw,
768 [CLK_BUS_DRAM] = &bus_dram_clk.common.hw,
769 [CLK_BUS_EMAC] = &bus_emac_clk.common.hw,
770 [CLK_BUS_TS] = &bus_ts_clk.common.hw,
771 [CLK_BUS_HSTIMER] = &bus_hstimer_clk.common.hw,
772 [CLK_BUS_SPI0] = &bus_spi0_clk.common.hw,
773 [CLK_BUS_SPI1] = &bus_spi1_clk.common.hw,
774 [CLK_BUS_OTG] = &bus_otg_clk.common.hw,
775 [CLK_BUS_EHCI0] = &bus_ehci0_clk.common.hw,
776 [CLK_BUS_EHCI1] = &bus_ehci1_clk.common.hw,
777 [CLK_BUS_EHCI2] = &bus_ehci2_clk.common.hw,
778 [CLK_BUS_EHCI3] = &bus_ehci3_clk.common.hw,
779 [CLK_BUS_OHCI0] = &bus_ohci0_clk.common.hw,
780 [CLK_BUS_OHCI1] = &bus_ohci1_clk.common.hw,
781 [CLK_BUS_OHCI2] = &bus_ohci2_clk.common.hw,
782 [CLK_BUS_OHCI3] = &bus_ohci3_clk.common.hw,
783 [CLK_BUS_VE] = &bus_ve_clk.common.hw,
784 [CLK_BUS_TCON0] = &bus_tcon0_clk.common.hw,
785 [CLK_BUS_TCON1] = &bus_tcon1_clk.common.hw,
786 [CLK_BUS_DEINTERLACE] = &bus_deinterlace_clk.common.hw,
787 [CLK_BUS_CSI] = &bus_csi_clk.common.hw,
788 [CLK_BUS_TVE] = &bus_tve_clk.common.hw,
789 [CLK_BUS_HDMI] = &bus_hdmi_clk.common.hw,
790 [CLK_BUS_DE] = &bus_de_clk.common.hw,
791 [CLK_BUS_GPU] = &bus_gpu_clk.common.hw,
792 [CLK_BUS_MSGBOX] = &bus_msgbox_clk.common.hw,
793 [CLK_BUS_SPINLOCK] = &bus_spinlock_clk.common.hw,
794 [CLK_BUS_CODEC] = &bus_codec_clk.common.hw,
795 [CLK_BUS_SPDIF] = &bus_spdif_clk.common.hw,
796 [CLK_BUS_PIO] = &bus_pio_clk.common.hw,
797 [CLK_BUS_THS] = &bus_ths_clk.common.hw,
798 [CLK_BUS_I2S0] = &bus_i2s0_clk.common.hw,
799 [CLK_BUS_I2S1] = &bus_i2s1_clk.common.hw,
800 [CLK_BUS_I2S2] = &bus_i2s2_clk.common.hw,
801 [CLK_BUS_I2C0] = &bus_i2c0_clk.common.hw,
802 [CLK_BUS_I2C1] = &bus_i2c1_clk.common.hw,
803 [CLK_BUS_I2C2] = &bus_i2c2_clk.common.hw,
804 [CLK_BUS_UART0] = &bus_uart0_clk.common.hw,
805 [CLK_BUS_UART1] = &bus_uart1_clk.common.hw,
806 [CLK_BUS_UART2] = &bus_uart2_clk.common.hw,
807 [CLK_BUS_UART3] = &bus_uart3_clk.common.hw,
9be1c8af 808 [CLK_BUS_SCR0] = &bus_scr0_clk.common.hw,
0577e485
MR		 809 [CLK_BUS_EPHY] = &bus_ephy_clk.common.hw,
810 [CLK_BUS_DBG] = &bus_dbg_clk.common.hw,
811 [CLK_THS] = &ths_clk.common.hw,
812 [CLK_NAND] = &nand_clk.common.hw,
813 [CLK_MMC0] = &mmc0_clk.common.hw,
814 [CLK_MMC0_SAMPLE] = &mmc0_sample_clk.common.hw,
815 [CLK_MMC0_OUTPUT] = &mmc0_output_clk.common.hw,
816 [CLK_MMC1] = &mmc1_clk.common.hw,
817 [CLK_MMC1_SAMPLE] = &mmc1_sample_clk.common.hw,
818 [CLK_MMC1_OUTPUT] = &mmc1_output_clk.common.hw,
819 [CLK_MMC2] = &mmc2_clk.common.hw,
820 [CLK_MMC2_SAMPLE] = &mmc2_sample_clk.common.hw,
821 [CLK_MMC2_OUTPUT] = &mmc2_output_clk.common.hw,
822 [CLK_TS] = &ts_clk.common.hw,
823 [CLK_CE] = &ce_clk.common.hw,
824 [CLK_SPI0] = &spi0_clk.common.hw,
825 [CLK_SPI1] = &spi1_clk.common.hw,
826 [CLK_I2S0] = &i2s0_clk.common.hw,
827 [CLK_I2S1] = &i2s1_clk.common.hw,
828 [CLK_I2S2] = &i2s2_clk.common.hw,
829 [CLK_SPDIF] = &spdif_clk.common.hw,
830 [CLK_USB_PHY0] = &usb_phy0_clk.common.hw,
831 [CLK_USB_PHY1] = &usb_phy1_clk.common.hw,
832 [CLK_USB_PHY2] = &usb_phy2_clk.common.hw,
833 [CLK_USB_PHY3] = &usb_phy3_clk.common.hw,
834 [CLK_USB_OHCI0] = &usb_ohci0_clk.common.hw,
835 [CLK_USB_OHCI1] = &usb_ohci1_clk.common.hw,
836 [CLK_USB_OHCI2] = &usb_ohci2_clk.common.hw,
837 [CLK_USB_OHCI3] = &usb_ohci3_clk.common.hw,
838 [CLK_DRAM] = &dram_clk.common.hw,
839 [CLK_DRAM_VE] = &dram_ve_clk.common.hw,
840 [CLK_DRAM_CSI] = &dram_csi_clk.common.hw,
841 [CLK_DRAM_DEINTERLACE] = &dram_deinterlace_clk.common.hw,
842 [CLK_DRAM_TS] = &dram_ts_clk.common.hw,
843 [CLK_DE] = &de_clk.common.hw,
844 [CLK_TCON0] = &tcon_clk.common.hw,
845 [CLK_TVE] = &tve_clk.common.hw,
846 [CLK_DEINTERLACE] = &deinterlace_clk.common.hw,
847 [CLK_CSI_MISC] = &csi_misc_clk.common.hw,
848 [CLK_CSI_SCLK] = &csi_sclk_clk.common.hw,
849 [CLK_CSI_MCLK] = &csi_mclk_clk.common.hw,
850 [CLK_VE] = &ve_clk.common.hw,
851 [CLK_AC_DIG] = &ac_dig_clk.common.hw,
852 [CLK_AVS] = &avs_clk.common.hw,
853 [CLK_HDMI] = &hdmi_clk.common.hw,
854 [CLK_HDMI_DDC] = &hdmi_ddc_clk.common.hw,
855 [CLK_MBUS] = &mbus_clk.common.hw,
856 [CLK_GPU] = &gpu_clk.common.hw,
857 },
9be1c8af
IZ		 858 .num = CLK_NUMBER_H3,
859};
860
861static struct clk_hw_onecell_data sun50i_h5_hw_clks = {
862 .hws = {
863 [CLK_PLL_CPUX] = &pll_cpux_clk.common.hw,
864 [CLK_PLL_AUDIO_BASE] = &pll_audio_base_clk.common.hw,
865 [CLK_PLL_AUDIO] = &pll_audio_clk.hw,
866 [CLK_PLL_AUDIO_2X] = &pll_audio_2x_clk.hw,
867 [CLK_PLL_AUDIO_4X] = &pll_audio_4x_clk.hw,
868 [CLK_PLL_AUDIO_8X] = &pll_audio_8x_clk.hw,
869 [CLK_PLL_VIDEO] = &pll_video_clk.common.hw,
870 [CLK_PLL_VE] = &pll_ve_clk.common.hw,
871 [CLK_PLL_DDR] = &pll_ddr_clk.common.hw,
872 [CLK_PLL_PERIPH0] = &pll_periph0_clk.common.hw,
873 [CLK_PLL_PERIPH0_2X] = &pll_periph0_2x_clk.hw,
874 [CLK_PLL_GPU] = &pll_gpu_clk.common.hw,
875 [CLK_PLL_PERIPH1] = &pll_periph1_clk.common.hw,
876 [CLK_PLL_DE] = &pll_de_clk.common.hw,
877 [CLK_CPUX] = &cpux_clk.common.hw,
878 [CLK_AXI] = &axi_clk.common.hw,
879 [CLK_AHB1] = &ahb1_clk.common.hw,
880 [CLK_APB1] = &apb1_clk.common.hw,
881 [CLK_APB2] = &apb2_clk.common.hw,
882 [CLK_AHB2] = &ahb2_clk.common.hw,
883 [CLK_BUS_CE] = &bus_ce_clk.common.hw,
884 [CLK_BUS_DMA] = &bus_dma_clk.common.hw,
885 [CLK_BUS_MMC0] = &bus_mmc0_clk.common.hw,
886 [CLK_BUS_MMC1] = &bus_mmc1_clk.common.hw,
887 [CLK_BUS_MMC2] = &bus_mmc2_clk.common.hw,
888 [CLK_BUS_NAND] = &bus_nand_clk.common.hw,
889 [CLK_BUS_DRAM] = &bus_dram_clk.common.hw,
890 [CLK_BUS_EMAC] = &bus_emac_clk.common.hw,
891 [CLK_BUS_TS] = &bus_ts_clk.common.hw,
892 [CLK_BUS_HSTIMER] = &bus_hstimer_clk.common.hw,
893 [CLK_BUS_SPI0] = &bus_spi0_clk.common.hw,
894 [CLK_BUS_SPI1] = &bus_spi1_clk.common.hw,
895 [CLK_BUS_OTG] = &bus_otg_clk.common.hw,
896 [CLK_BUS_EHCI0] = &bus_ehci0_clk.common.hw,
897 [CLK_BUS_EHCI1] = &bus_ehci1_clk.common.hw,
898 [CLK_BUS_EHCI2] = &bus_ehci2_clk.common.hw,
899 [CLK_BUS_EHCI3] = &bus_ehci3_clk.common.hw,
900 [CLK_BUS_OHCI0] = &bus_ohci0_clk.common.hw,
901 [CLK_BUS_OHCI1] = &bus_ohci1_clk.common.hw,
902 [CLK_BUS_OHCI2] = &bus_ohci2_clk.common.hw,
903 [CLK_BUS_OHCI3] = &bus_ohci3_clk.common.hw,
904 [CLK_BUS_VE] = &bus_ve_clk.common.hw,
905 [CLK_BUS_TCON0] = &bus_tcon0_clk.common.hw,
906 [CLK_BUS_TCON1] = &bus_tcon1_clk.common.hw,
907 [CLK_BUS_DEINTERLACE] = &bus_deinterlace_clk.common.hw,
908 [CLK_BUS_CSI] = &bus_csi_clk.common.hw,
909 [CLK_BUS_TVE] = &bus_tve_clk.common.hw,
910 [CLK_BUS_HDMI] = &bus_hdmi_clk.common.hw,
911 [CLK_BUS_DE] = &bus_de_clk.common.hw,
912 [CLK_BUS_GPU] = &bus_gpu_clk.common.hw,
913 [CLK_BUS_MSGBOX] = &bus_msgbox_clk.common.hw,
914 [CLK_BUS_SPINLOCK] = &bus_spinlock_clk.common.hw,
915 [CLK_BUS_CODEC] = &bus_codec_clk.common.hw,
916 [CLK_BUS_SPDIF] = &bus_spdif_clk.common.hw,
917 [CLK_BUS_PIO] = &bus_pio_clk.common.hw,
918 [CLK_BUS_THS] = &bus_ths_clk.common.hw,
919 [CLK_BUS_I2S0] = &bus_i2s0_clk.common.hw,
920 [CLK_BUS_I2S1] = &bus_i2s1_clk.common.hw,
921 [CLK_BUS_I2S2] = &bus_i2s2_clk.common.hw,
922 [CLK_BUS_I2C0] = &bus_i2c0_clk.common.hw,
923 [CLK_BUS_I2C1] = &bus_i2c1_clk.common.hw,
924 [CLK_BUS_I2C2] = &bus_i2c2_clk.common.hw,
925 [CLK_BUS_UART0] = &bus_uart0_clk.common.hw,
926 [CLK_BUS_UART1] = &bus_uart1_clk.common.hw,
927 [CLK_BUS_UART2] = &bus_uart2_clk.common.hw,
928 [CLK_BUS_UART3] = &bus_uart3_clk.common.hw,
929 [CLK_BUS_SCR0] = &bus_scr0_clk.common.hw,
930 [CLK_BUS_SCR1] = &bus_scr1_clk.common.hw,
931 [CLK_BUS_EPHY] = &bus_ephy_clk.common.hw,
932 [CLK_BUS_DBG] = &bus_dbg_clk.common.hw,
933 [CLK_THS] = &ths_clk.common.hw,
934 [CLK_NAND] = &nand_clk.common.hw,
935 [CLK_MMC0] = &mmc0_clk.common.hw,
936 [CLK_MMC1] = &mmc1_clk.common.hw,
937 [CLK_MMC2] = &mmc2_clk.common.hw,
938 [CLK_TS] = &ts_clk.common.hw,
939 [CLK_CE] = &ce_clk.common.hw,
940 [CLK_SPI0] = &spi0_clk.common.hw,
941 [CLK_SPI1] = &spi1_clk.common.hw,
942 [CLK_I2S0] = &i2s0_clk.common.hw,
943 [CLK_I2S1] = &i2s1_clk.common.hw,
944 [CLK_I2S2] = &i2s2_clk.common.hw,
945 [CLK_SPDIF] = &spdif_clk.common.hw,
946 [CLK_USB_PHY0] = &usb_phy0_clk.common.hw,
947 [CLK_USB_PHY1] = &usb_phy1_clk.common.hw,
948 [CLK_USB_PHY2] = &usb_phy2_clk.common.hw,
949 [CLK_USB_PHY3] = &usb_phy3_clk.common.hw,
950 [CLK_USB_OHCI0] = &usb_ohci0_clk.common.hw,
951 [CLK_USB_OHCI1] = &usb_ohci1_clk.common.hw,
952 [CLK_USB_OHCI2] = &usb_ohci2_clk.common.hw,
953 [CLK_USB_OHCI3] = &usb_ohci3_clk.common.hw,
954 [CLK_DRAM] = &dram_clk.common.hw,
955 [CLK_DRAM_VE] = &dram_ve_clk.common.hw,
956 [CLK_DRAM_CSI] = &dram_csi_clk.common.hw,
957 [CLK_DRAM_DEINTERLACE] = &dram_deinterlace_clk.common.hw,
958 [CLK_DRAM_TS] = &dram_ts_clk.common.hw,
959 [CLK_DE] = &de_clk.common.hw,
960 [CLK_TCON0] = &tcon_clk.common.hw,
961 [CLK_TVE] = &tve_clk.common.hw,
962 [CLK_DEINTERLACE] = &deinterlace_clk.common.hw,
963 [CLK_CSI_MISC] = &csi_misc_clk.common.hw,
964 [CLK_CSI_SCLK] = &csi_sclk_clk.common.hw,
965 [CLK_CSI_MCLK] = &csi_mclk_clk.common.hw,
966 [CLK_VE] = &ve_clk.common.hw,
967 [CLK_AC_DIG] = &ac_dig_clk.common.hw,
968 [CLK_AVS] = &avs_clk.common.hw,
969 [CLK_HDMI] = &hdmi_clk.common.hw,
970 [CLK_HDMI_DDC] = &hdmi_ddc_clk.common.hw,
971 [CLK_MBUS] = &mbus_clk.common.hw,
972 [CLK_GPU] = &gpu_clk.common.hw,
973 },
974 .num = CLK_NUMBER_H5,
0577e485
MR		 975};
976
977static struct ccu_reset_map sun8i_h3_ccu_resets[] = {
978 [RST_USB_PHY0] = { 0x0cc, BIT(0) },
979 [RST_USB_PHY1] = { 0x0cc, BIT(1) },
980 [RST_USB_PHY2] = { 0x0cc, BIT(2) },
981 [RST_USB_PHY3] = { 0x0cc, BIT(3) },
982
983 [RST_MBUS] = { 0x0fc, BIT(31) },
984
985 [RST_BUS_CE] = { 0x2c0, BIT(5) },
986 [RST_BUS_DMA] = { 0x2c0, BIT(6) },
987 [RST_BUS_MMC0] = { 0x2c0, BIT(8) },
988 [RST_BUS_MMC1] = { 0x2c0, BIT(9) },
989 [RST_BUS_MMC2] = { 0x2c0, BIT(10) },
990 [RST_BUS_NAND] = { 0x2c0, BIT(13) },
991 [RST_BUS_DRAM] = { 0x2c0, BIT(14) },
992 [RST_BUS_EMAC] = { 0x2c0, BIT(17) },
993 [RST_BUS_TS] = { 0x2c0, BIT(18) },
994 [RST_BUS_HSTIMER] = { 0x2c0, BIT(19) },
995 [RST_BUS_SPI0] = { 0x2c0, BIT(20) },
996 [RST_BUS_SPI1] = { 0x2c0, BIT(21) },
997 [RST_BUS_OTG] = { 0x2c0, BIT(23) },
998 [RST_BUS_EHCI0] = { 0x2c0, BIT(24) },
999 [RST_BUS_EHCI1] = { 0x2c0, BIT(25) },
1000 [RST_BUS_EHCI2] = { 0x2c0, BIT(26) },
1001 [RST_BUS_EHCI3] = { 0x2c0, BIT(27) },
1002 [RST_BUS_OHCI0] = { 0x2c0, BIT(28) },
1003 [RST_BUS_OHCI1] = { 0x2c0, BIT(29) },
1004 [RST_BUS_OHCI2] = { 0x2c0, BIT(30) },
1005 [RST_BUS_OHCI3] = { 0x2c0, BIT(31) },
1006
1007 [RST_BUS_VE] = { 0x2c4, BIT(0) },
1008 [RST_BUS_TCON0] = { 0x2c4, BIT(3) },
1009 [RST_BUS_TCON1] = { 0x2c4, BIT(4) },
1010 [RST_BUS_DEINTERLACE] = { 0x2c4, BIT(5) },
1011 [RST_BUS_CSI] = { 0x2c4, BIT(8) },
1012 [RST_BUS_TVE] = { 0x2c4, BIT(9) },
1013 [RST_BUS_HDMI0] = { 0x2c4, BIT(10) },
1014 [RST_BUS_HDMI1] = { 0x2c4, BIT(11) },
1015 [RST_BUS_DE] = { 0x2c4, BIT(12) },
1016 [RST_BUS_GPU] = { 0x2c4, BIT(20) },
1017 [RST_BUS_MSGBOX] = { 0x2c4, BIT(21) },
1018 [RST_BUS_SPINLOCK] = { 0x2c4, BIT(22) },
1019 [RST_BUS_DBG] = { 0x2c4, BIT(31) },
1020
1021 [RST_BUS_EPHY] = { 0x2c8, BIT(2) },
1022
1023 [RST_BUS_CODEC] = { 0x2d0, BIT(0) },
1024 [RST_BUS_SPDIF] = { 0x2d0, BIT(1) },
1025 [RST_BUS_THS] = { 0x2d0, BIT(8) },
1026 [RST_BUS_I2S0] = { 0x2d0, BIT(12) },
1027 [RST_BUS_I2S1] = { 0x2d0, BIT(13) },
1028 [RST_BUS_I2S2] = { 0x2d0, BIT(14) },
1029
6654674c
JJ		 1030 [RST_BUS_I2C0] = { 0x2d8, BIT(0) },
1031 [RST_BUS_I2C1] = { 0x2d8, BIT(1) },
1032 [RST_BUS_I2C2] = { 0x2d8, BIT(2) },
1033 [RST_BUS_UART0] = { 0x2d8, BIT(16) },
1034 [RST_BUS_UART1] = { 0x2d8, BIT(17) },
1035 [RST_BUS_UART2] = { 0x2d8, BIT(18) },
1036 [RST_BUS_UART3] = { 0x2d8, BIT(19) },
9be1c8af
IZ		 1037 [RST_BUS_SCR0] = { 0x2d8, BIT(20) },
1038};
1039
1040static struct ccu_reset_map sun50i_h5_ccu_resets[] = {
1041 [RST_USB_PHY0] = { 0x0cc, BIT(0) },
1042 [RST_USB_PHY1] = { 0x0cc, BIT(1) },
1043 [RST_USB_PHY2] = { 0x0cc, BIT(2) },
1044 [RST_USB_PHY3] = { 0x0cc, BIT(3) },
1045
1046 [RST_MBUS] = { 0x0fc, BIT(31) },
1047
1048 [RST_BUS_CE] = { 0x2c0, BIT(5) },
1049 [RST_BUS_DMA] = { 0x2c0, BIT(6) },
1050 [RST_BUS_MMC0] = { 0x2c0, BIT(8) },
1051 [RST_BUS_MMC1] = { 0x2c0, BIT(9) },
1052 [RST_BUS_MMC2] = { 0x2c0, BIT(10) },
1053 [RST_BUS_NAND] = { 0x2c0, BIT(13) },
1054 [RST_BUS_DRAM] = { 0x2c0, BIT(14) },
1055 [RST_BUS_EMAC] = { 0x2c0, BIT(17) },
1056 [RST_BUS_TS] = { 0x2c0, BIT(18) },
1057 [RST_BUS_HSTIMER] = { 0x2c0, BIT(19) },
1058 [RST_BUS_SPI0] = { 0x2c0, BIT(20) },
1059 [RST_BUS_SPI1] = { 0x2c0, BIT(21) },
1060 [RST_BUS_OTG] = { 0x2c0, BIT(23) },
1061 [RST_BUS_EHCI0] = { 0x2c0, BIT(24) },
1062 [RST_BUS_EHCI1] = { 0x2c0, BIT(25) },
1063 [RST_BUS_EHCI2] = { 0x2c0, BIT(26) },
1064 [RST_BUS_EHCI3] = { 0x2c0, BIT(27) },
1065 [RST_BUS_OHCI0] = { 0x2c0, BIT(28) },
1066 [RST_BUS_OHCI1] = { 0x2c0, BIT(29) },
1067 [RST_BUS_OHCI2] = { 0x2c0, BIT(30) },
1068 [RST_BUS_OHCI3] = { 0x2c0, BIT(31) },
1069
1070 [RST_BUS_VE] = { 0x2c4, BIT(0) },
1071 [RST_BUS_TCON0] = { 0x2c4, BIT(3) },
1072 [RST_BUS_TCON1] = { 0x2c4, BIT(4) },
1073 [RST_BUS_DEINTERLACE] = { 0x2c4, BIT(5) },
1074 [RST_BUS_CSI] = { 0x2c4, BIT(8) },
1075 [RST_BUS_TVE] = { 0x2c4, BIT(9) },
1076 [RST_BUS_HDMI0] = { 0x2c4, BIT(10) },
1077 [RST_BUS_HDMI1] = { 0x2c4, BIT(11) },
1078 [RST_BUS_DE] = { 0x2c4, BIT(12) },
1079 [RST_BUS_GPU] = { 0x2c4, BIT(20) },
1080 [RST_BUS_MSGBOX] = { 0x2c4, BIT(21) },
1081 [RST_BUS_SPINLOCK] = { 0x2c4, BIT(22) },
1082 [RST_BUS_DBG] = { 0x2c4, BIT(31) },
1083
1084 [RST_BUS_EPHY] = { 0x2c8, BIT(2) },
1085
1086 [RST_BUS_CODEC] = { 0x2d0, BIT(0) },
1087 [RST_BUS_SPDIF] = { 0x2d0, BIT(1) },
1088 [RST_BUS_THS] = { 0x2d0, BIT(8) },
1089 [RST_BUS_I2S0] = { 0x2d0, BIT(12) },
1090 [RST_BUS_I2S1] = { 0x2d0, BIT(13) },
1091 [RST_BUS_I2S2] = { 0x2d0, BIT(14) },
1092
1093 [RST_BUS_I2C0] = { 0x2d8, BIT(0) },
1094 [RST_BUS_I2C1] = { 0x2d8, BIT(1) },
1095 [RST_BUS_I2C2] = { 0x2d8, BIT(2) },
1096 [RST_BUS_UART0] = { 0x2d8, BIT(16) },
1097 [RST_BUS_UART1] = { 0x2d8, BIT(17) },
1098 [RST_BUS_UART2] = { 0x2d8, BIT(18) },
1099 [RST_BUS_UART3] = { 0x2d8, BIT(19) },
1100 [RST_BUS_SCR0] = { 0x2d8, BIT(20) },
1101 [RST_BUS_SCR1] = { 0x2d8, BIT(20) },
0577e485
MR		 1102};
1103
1104static const struct sunxi_ccu_desc sun8i_h3_ccu_desc = {
1105 .ccu_clks = sun8i_h3_ccu_clks,
1106 .num_ccu_clks = ARRAY_SIZE(sun8i_h3_ccu_clks),
1107
1108 .hw_clks = &sun8i_h3_hw_clks,
1109
1110 .resets = sun8i_h3_ccu_resets,
1111 .num_resets = ARRAY_SIZE(sun8i_h3_ccu_resets),
1112};
1113
9be1c8af
IZ		 1114static const struct sunxi_ccu_desc sun50i_h5_ccu_desc = {
1115 .ccu_clks = sun50i_h5_ccu_clks,
1116 .num_ccu_clks = ARRAY_SIZE(sun50i_h5_ccu_clks),
1117
1118 .hw_clks = &sun50i_h5_hw_clks,
1119
1120 .resets = sun50i_h5_ccu_resets,
1121 .num_resets = ARRAY_SIZE(sun50i_h5_ccu_resets),
1122};
1123
48d5eb61
CYT		 1124static struct ccu_pll_nb sun8i_h3_pll_cpu_nb = {
1125 .common = &pll_cpux_clk.common,
1126 /* copy from pll_cpux_clk */
1127 .enable = BIT(31),
1128 .lock = BIT(28),
1129};
1130
a43c9642
OJ		 1131static struct ccu_mux_nb sun8i_h3_cpu_nb = {
1132 .common = &cpux_clk.common,
1133 .cm = &cpux_clk.mux,
1134 .delay_us = 1, /* > 8 clock cycles at 24 MHz */
1135 .bypass_index = 1, /* index of 24 MHz oscillator */
1136};
1137
9be1c8af
IZ		 1138static void __init sunxi_h3_h5_ccu_init(struct device_node *node,
1139 const struct sunxi_ccu_desc *desc)
0577e485
MR		 1140{
1141 void __iomem *reg;
1142 u32 val;
1143
1144 reg = of_io_request_and_map(node, 0, of_node_full_name(node));
1145 if (IS_ERR(reg)) {
16673931 1146 pr_err("%pOF: Could not map the clock registers\n", node);
0577e485
MR		 1147 return;
1148 }
1149
a5e3e2b2 1150 /* Force the PLL-Audio-1x divider to 1 */
0577e485 1151 val = readl(reg + SUN8I_H3_PLL_AUDIO_REG);
0bd8fa26 1152 val &= ~GENMASK(19, 16);
a5e3e2b2 1153 writel(val | (0 << 16), reg + SUN8I_H3_PLL_AUDIO_REG);
0577e485 1154
9be1c8af 1155 sunxi_ccu_probe(node, reg, desc);
a43c9642 1156
48d5eb61
CYT		 1157 /* Gate then ungate PLL CPU after any rate changes */
1158 ccu_pll_notifier_register(&sun8i_h3_pll_cpu_nb);
1159
1160 /* Reparent CPU during PLL CPU rate changes */
a43c9642
OJ		 1161 ccu_mux_notifier_register(pll_cpux_clk.common.hw.clk,
1162 &sun8i_h3_cpu_nb);
0577e485 1163}
9be1c8af
IZ		 1164
1165static void __init sun8i_h3_ccu_setup(struct device_node *node)
1166{
1167 sunxi_h3_h5_ccu_init(node, &sun8i_h3_ccu_desc);
1168}
0577e485
MR		 1169CLK_OF_DECLARE(sun8i_h3_ccu, "allwinner,sun8i-h3-ccu",
1170 sun8i_h3_ccu_setup);
9be1c8af
IZ		 1171
1172static void __init sun50i_h5_ccu_setup(struct device_node *node)
1173{
1174 sunxi_h3_h5_ccu_init(node, &sun50i_h5_ccu_desc);
1175}
1176CLK_OF_DECLARE(sun50i_h5_ccu, "allwinner,sun50i-h5-ccu",
1177 sun50i_h5_ccu_setup);
Empty description
This page took 0.349259 seconds and 4 git commands to generate.