]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * DTC controller, taken from T128 driver by... | |
3 | * Copyright 1993, Drew Eckhardt | |
4 | * Visionary Computing | |
5 | * (Unix and Linux consulting and custom programming) | |
6 | * [email protected] | |
7 | * +1 (303) 440-4894 | |
1da177e4 LT |
8 | */ |
9 | ||
10 | #ifndef DTC3280_H | |
11 | #define DTC3280_H | |
12 | ||
1da177e4 LT |
13 | #define NCR5380_implementation_fields \ |
14 | void __iomem *base | |
15 | ||
54d8fe44 FT |
16 | #define DTC_address(reg) \ |
17 | (((struct NCR5380_hostdata *)shost_priv(instance))->base + DTC_5380_OFFSET + reg) | |
1da177e4 | 18 | |
1da177e4 LT |
19 | #define NCR5380_read(reg) (readb(DTC_address(reg))) |
20 | #define NCR5380_write(reg, value) (writeb(value, DTC_address(reg))) | |
1da177e4 | 21 | |
ff3d4578 FT |
22 | #define NCR5380_dma_xfer_len(instance, cmd, phase) \ |
23 | dtc_dma_xfer_len(cmd) | |
6c4b88ca FT |
24 | #define NCR5380_dma_recv_setup dtc_pread |
25 | #define NCR5380_dma_send_setup dtc_pwrite | |
8053b0ee | 26 | #define NCR5380_dma_residual(instance) (0) |
ff3d4578 | 27 | |
1da177e4 LT |
28 | #define NCR5380_intr dtc_intr |
29 | #define NCR5380_queue_command dtc_queue_command | |
30 | #define NCR5380_abort dtc_abort | |
31 | #define NCR5380_bus_reset dtc_bus_reset | |
8c32513b | 32 | #define NCR5380_info dtc_info |
1da177e4 | 33 | |
e5d55d1a FT |
34 | #define NCR5380_io_delay(x) udelay(x) |
35 | ||
1da177e4 LT |
36 | /* 15 12 11 10 |
37 | 1001 1100 0000 0000 */ | |
38 | ||
39 | #define DTC_IRQS 0x9c00 | |
40 | ||
41 | ||
42 | #endif /* DTC3280_H */ |