]> Git Repo - linux.git/blame - drivers/pinctrl/qcom/pinctrl-ipq8064.c
projects / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'gvt-fixes-2017-05-11' of https://github.com/01org/gvt-linux into drm-intel...
[linux.git] / drivers / pinctrl / qcom / pinctrl-ipq8064.c
CommitLineData
b4da6573
AG		 1/*
2 * Copyright (c) 2014, The Linux Foundation. All rights reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 and
6 * only version 2 as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 */
14
15#include <linux/module.h>
16#include <linux/of.h>
17#include <linux/platform_device.h>
18#include <linux/pinctrl/pinctrl.h>
19
20#include "pinctrl-msm.h"
21
22static const struct pinctrl_pin_desc ipq8064_pins[] = {
2aa02733 23 PINCTRL_PIN(0, "GPIO_0"),
b4da6573
AG		 24 PINCTRL_PIN(1, "GPIO_1"),
25 PINCTRL_PIN(2, "GPIO_2"),
26 PINCTRL_PIN(3, "GPIO_3"),
27 PINCTRL_PIN(4, "GPIO_4"),
28 PINCTRL_PIN(5, "GPIO_5"),
29 PINCTRL_PIN(6, "GPIO_6"),
30 PINCTRL_PIN(7, "GPIO_7"),
31 PINCTRL_PIN(8, "GPIO_8"),
32 PINCTRL_PIN(9, "GPIO_9"),
33 PINCTRL_PIN(10, "GPIO_10"),
34 PINCTRL_PIN(11, "GPIO_11"),
35 PINCTRL_PIN(12, "GPIO_12"),
36 PINCTRL_PIN(13, "GPIO_13"),
37 PINCTRL_PIN(14, "GPIO_14"),
38 PINCTRL_PIN(15, "GPIO_15"),
39 PINCTRL_PIN(16, "GPIO_16"),
40 PINCTRL_PIN(17, "GPIO_17"),
41 PINCTRL_PIN(18, "GPIO_18"),
42 PINCTRL_PIN(19, "GPIO_19"),
43 PINCTRL_PIN(20, "GPIO_20"),
44 PINCTRL_PIN(21, "GPIO_21"),
45 PINCTRL_PIN(22, "GPIO_22"),
46 PINCTRL_PIN(23, "GPIO_23"),
47 PINCTRL_PIN(24, "GPIO_24"),
48 PINCTRL_PIN(25, "GPIO_25"),
49 PINCTRL_PIN(26, "GPIO_26"),
50 PINCTRL_PIN(27, "GPIO_27"),
51 PINCTRL_PIN(28, "GPIO_28"),
52 PINCTRL_PIN(29, "GPIO_29"),
53 PINCTRL_PIN(30, "GPIO_30"),
54 PINCTRL_PIN(31, "GPIO_31"),
55 PINCTRL_PIN(32, "GPIO_32"),
56 PINCTRL_PIN(33, "GPIO_33"),
57 PINCTRL_PIN(34, "GPIO_34"),
58 PINCTRL_PIN(35, "GPIO_35"),
59 PINCTRL_PIN(36, "GPIO_36"),
60 PINCTRL_PIN(37, "GPIO_37"),
61 PINCTRL_PIN(38, "GPIO_38"),
62 PINCTRL_PIN(39, "GPIO_39"),
63 PINCTRL_PIN(40, "GPIO_40"),
64 PINCTRL_PIN(41, "GPIO_41"),
65 PINCTRL_PIN(42, "GPIO_42"),
66 PINCTRL_PIN(43, "GPIO_43"),
67 PINCTRL_PIN(44, "GPIO_44"),
68 PINCTRL_PIN(45, "GPIO_45"),
69 PINCTRL_PIN(46, "GPIO_46"),
70 PINCTRL_PIN(47, "GPIO_47"),
71 PINCTRL_PIN(48, "GPIO_48"),
72 PINCTRL_PIN(49, "GPIO_49"),
73 PINCTRL_PIN(50, "GPIO_50"),
74 PINCTRL_PIN(51, "GPIO_51"),
75 PINCTRL_PIN(52, "GPIO_52"),
76 PINCTRL_PIN(53, "GPIO_53"),
77 PINCTRL_PIN(54, "GPIO_54"),
78 PINCTRL_PIN(55, "GPIO_55"),
79 PINCTRL_PIN(56, "GPIO_56"),
80 PINCTRL_PIN(57, "GPIO_57"),
81 PINCTRL_PIN(58, "GPIO_58"),
82 PINCTRL_PIN(59, "GPIO_59"),
83 PINCTRL_PIN(60, "GPIO_60"),
84 PINCTRL_PIN(61, "GPIO_61"),
85 PINCTRL_PIN(62, "GPIO_62"),
86 PINCTRL_PIN(63, "GPIO_63"),
87 PINCTRL_PIN(64, "GPIO_64"),
88 PINCTRL_PIN(65, "GPIO_65"),
89 PINCTRL_PIN(66, "GPIO_66"),
90 PINCTRL_PIN(67, "GPIO_67"),
91 PINCTRL_PIN(68, "GPIO_68"),
92
93 PINCTRL_PIN(69, "SDC3_CLK"),
94 PINCTRL_PIN(70, "SDC3_CMD"),
95 PINCTRL_PIN(71, "SDC3_DATA"),
96};
97
98#define DECLARE_IPQ_GPIO_PINS(pin) static const unsigned int gpio##pin##_pins[] = { pin }
99DECLARE_IPQ_GPIO_PINS(0);
100DECLARE_IPQ_GPIO_PINS(1);
101DECLARE_IPQ_GPIO_PINS(2);
102DECLARE_IPQ_GPIO_PINS(3);
103DECLARE_IPQ_GPIO_PINS(4);
104DECLARE_IPQ_GPIO_PINS(5);
105DECLARE_IPQ_GPIO_PINS(6);
106DECLARE_IPQ_GPIO_PINS(7);
107DECLARE_IPQ_GPIO_PINS(8);
108DECLARE_IPQ_GPIO_PINS(9);
109DECLARE_IPQ_GPIO_PINS(10);
110DECLARE_IPQ_GPIO_PINS(11);
111DECLARE_IPQ_GPIO_PINS(12);
112DECLARE_IPQ_GPIO_PINS(13);
113DECLARE_IPQ_GPIO_PINS(14);
114DECLARE_IPQ_GPIO_PINS(15);
115DECLARE_IPQ_GPIO_PINS(16);
116DECLARE_IPQ_GPIO_PINS(17);
117DECLARE_IPQ_GPIO_PINS(18);
118DECLARE_IPQ_GPIO_PINS(19);
119DECLARE_IPQ_GPIO_PINS(20);
120DECLARE_IPQ_GPIO_PINS(21);
121DECLARE_IPQ_GPIO_PINS(22);
122DECLARE_IPQ_GPIO_PINS(23);
123DECLARE_IPQ_GPIO_PINS(24);
124DECLARE_IPQ_GPIO_PINS(25);
125DECLARE_IPQ_GPIO_PINS(26);
126DECLARE_IPQ_GPIO_PINS(27);
127DECLARE_IPQ_GPIO_PINS(28);
128DECLARE_IPQ_GPIO_PINS(29);
129DECLARE_IPQ_GPIO_PINS(30);
130DECLARE_IPQ_GPIO_PINS(31);
131DECLARE_IPQ_GPIO_PINS(32);
132DECLARE_IPQ_GPIO_PINS(33);
133DECLARE_IPQ_GPIO_PINS(34);
134DECLARE_IPQ_GPIO_PINS(35);
135DECLARE_IPQ_GPIO_PINS(36);
136DECLARE_IPQ_GPIO_PINS(37);
137DECLARE_IPQ_GPIO_PINS(38);
138DECLARE_IPQ_GPIO_PINS(39);
139DECLARE_IPQ_GPIO_PINS(40);
140DECLARE_IPQ_GPIO_PINS(41);
141DECLARE_IPQ_GPIO_PINS(42);
142DECLARE_IPQ_GPIO_PINS(43);
143DECLARE_IPQ_GPIO_PINS(44);
144DECLARE_IPQ_GPIO_PINS(45);
145DECLARE_IPQ_GPIO_PINS(46);
146DECLARE_IPQ_GPIO_PINS(47);
147DECLARE_IPQ_GPIO_PINS(48);
148DECLARE_IPQ_GPIO_PINS(49);
149DECLARE_IPQ_GPIO_PINS(50);
150DECLARE_IPQ_GPIO_PINS(51);
151DECLARE_IPQ_GPIO_PINS(52);
152DECLARE_IPQ_GPIO_PINS(53);
153DECLARE_IPQ_GPIO_PINS(54);
154DECLARE_IPQ_GPIO_PINS(55);
155DECLARE_IPQ_GPIO_PINS(56);
156DECLARE_IPQ_GPIO_PINS(57);
157DECLARE_IPQ_GPIO_PINS(58);
158DECLARE_IPQ_GPIO_PINS(59);
159DECLARE_IPQ_GPIO_PINS(60);
160DECLARE_IPQ_GPIO_PINS(61);
161DECLARE_IPQ_GPIO_PINS(62);
162DECLARE_IPQ_GPIO_PINS(63);
163DECLARE_IPQ_GPIO_PINS(64);
164DECLARE_IPQ_GPIO_PINS(65);
165DECLARE_IPQ_GPIO_PINS(66);
166DECLARE_IPQ_GPIO_PINS(67);
167DECLARE_IPQ_GPIO_PINS(68);
168
169static const unsigned int sdc3_clk_pins[] = { 69 };
170static const unsigned int sdc3_cmd_pins[] = { 70 };
171static const unsigned int sdc3_data_pins[] = { 71 };
172
173#define FUNCTION(fname) \
174 [IPQ_MUX_##fname] = { \
175 .name = #fname, \
176 .groups = fname##_groups, \
177 .ngroups = ARRAY_SIZE(fname##_groups), \
178 }
179
180#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10) \
181 { \
182 .name = "gpio" #id, \
183 .pins = gpio##id##_pins, \
184 .npins = ARRAY_SIZE(gpio##id##_pins), \
185 .funcs = (int[]){ \
144ef626 186 IPQ_MUX_gpio, \
b4da6573
AG		 187 IPQ_MUX_##f1, \
188 IPQ_MUX_##f2, \
189 IPQ_MUX_##f3, \
190 IPQ_MUX_##f4, \
191 IPQ_MUX_##f5, \
192 IPQ_MUX_##f6, \
193 IPQ_MUX_##f7, \
194 IPQ_MUX_##f8, \
195 IPQ_MUX_##f9, \
196 IPQ_MUX_##f10, \
197 }, \
198 .nfuncs = 11, \
199 .ctl_reg = 0x1000 + 0x10 * id, \
200 .io_reg = 0x1004 + 0x10 * id, \
201 .intr_cfg_reg = 0x1008 + 0x10 * id, \
202 .intr_status_reg = 0x100c + 0x10 * id, \
203 .intr_target_reg = 0x400 + 0x4 * id, \
204 .mux_bit = 2, \
205 .pull_bit = 0, \
206 .drv_bit = 6, \
207 .oe_bit = 9, \
208 .in_bit = 0, \
209 .out_bit = 1, \
210 .intr_enable_bit = 0, \
211 .intr_status_bit = 0, \
212 .intr_ack_high = 1, \
213 .intr_target_bit = 0, \
f712c554 214 .intr_target_kpss_val = 4, \
b4da6573
AG		 215 .intr_raw_status_bit = 3, \
216 .intr_polarity_bit = 1, \
217 .intr_detection_bit = 2, \
218 .intr_detection_width = 1, \
219 }
220
221#define SDC_PINGROUP(pg_name, ctl, pull, drv) \
222 { \
223 .name = #pg_name, \
224 .pins = pg_name##_pins, \
225 .npins = ARRAY_SIZE(pg_name##_pins), \
226 .ctl_reg = ctl, \
227 .io_reg = 0, \
228 .intr_cfg_reg = 0, \
229 .intr_status_reg = 0, \
230 .intr_target_reg = 0, \
231 .mux_bit = -1, \
232 .pull_bit = pull, \
233 .drv_bit = drv, \
234 .oe_bit = -1, \
235 .in_bit = -1, \
236 .out_bit = -1, \
237 .intr_enable_bit = -1, \
238 .intr_status_bit = -1, \
239 .intr_target_bit = -1, \
f712c554 240 .intr_target_kpss_val = -1, \
b4da6573
AG		 241 .intr_raw_status_bit = -1, \
242 .intr_polarity_bit = -1, \
243 .intr_detection_bit = -1, \
244 .intr_detection_width = -1, \
245 }
246
247enum ipq8064_functions {
144ef626 248 IPQ_MUX_gpio,
b4da6573
AG		 249 IPQ_MUX_mdio,
250 IPQ_MUX_mi2s,
251 IPQ_MUX_pdm,
252 IPQ_MUX_ssbi,
253 IPQ_MUX_spmi,
254 IPQ_MUX_audio_pcm,
255 IPQ_MUX_gsbi1,
256 IPQ_MUX_gsbi2,
257 IPQ_MUX_gsbi4,
258 IPQ_MUX_gsbi5,
259 IPQ_MUX_gsbi5_spi_cs1,
260 IPQ_MUX_gsbi5_spi_cs2,
261 IPQ_MUX_gsbi5_spi_cs3,
262 IPQ_MUX_gsbi6,
263 IPQ_MUX_gsbi7,
264 IPQ_MUX_nss_spi,
265 IPQ_MUX_sdc1,
266 IPQ_MUX_spdif,
267 IPQ_MUX_nand,
268 IPQ_MUX_tsif1,
269 IPQ_MUX_tsif2,
270 IPQ_MUX_usb_fs_n,
271 IPQ_MUX_usb_fs,
272 IPQ_MUX_usb2_hsic,
273 IPQ_MUX_rgmii2,
274 IPQ_MUX_sata,
275 IPQ_MUX_pcie1_rst,
276 IPQ_MUX_pcie1_prsnt,
277 IPQ_MUX_pcie1_pwrflt,
278 IPQ_MUX_pcie1_pwren_n,
279 IPQ_MUX_pcie1_pwren,
280 IPQ_MUX_pcie1_clk_req,
281 IPQ_MUX_pcie2_rst,
282 IPQ_MUX_pcie2_prsnt,
283 IPQ_MUX_pcie2_pwrflt,
284 IPQ_MUX_pcie2_pwren_n,
285 IPQ_MUX_pcie2_pwren,
286 IPQ_MUX_pcie2_clk_req,
287 IPQ_MUX_pcie3_rst,
288 IPQ_MUX_pcie3_prsnt,
289 IPQ_MUX_pcie3_pwrflt,
290 IPQ_MUX_pcie3_pwren_n,
291 IPQ_MUX_pcie3_pwren,
292 IPQ_MUX_pcie3_clk_req,
293 IPQ_MUX_ps_hold,
294 IPQ_MUX_NA,
295};
296
144ef626
BA		 297static const char * const gpio_groups[] = {
298 "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7",
299 "gpio8", "gpio9", "gpio10", "gpio11", "gpio12", "gpio13", "gpio14",
300 "gpio15", "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21",
301 "gpio22", "gpio23", "gpio24", "gpio25", "gpio26", "gpio27", "gpio28",
302 "gpio29", "gpio30", "gpio31", "gpio32", "gpio33", "gpio34", "gpio35",
303 "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42",
304 "gpio43", "gpio44", "gpio45", "gpio46", "gpio47", "gpio48", "gpio49",
305 "gpio50", "gpio51", "gpio52", "gpio53", "gpio54", "gpio55", "gpio56",
306 "gpio57", "gpio58", "gpio59", "gpio60", "gpio61", "gpio62", "gpio63",
307 "gpio64", "gpio65", "gpio66", "gpio67", "gpio68"
308};
309
b4da6573
AG		 310static const char * const mdio_groups[] = {
311 "gpio0", "gpio1", "gpio10", "gpio11",
312};
313
314static const char * const mi2s_groups[] = {
315 "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32",
316 "gpio33", "gpio55", "gpio56", "gpio57", "gpio58",
317};
318
319static const char * const pdm_groups[] = {
320 "gpio3", "gpio16", "gpio17", "gpio22", "gpio30", "gpio31",
321 "gpio34", "gpio35", "gpio52", "gpio55", "gpio56", "gpio58",
322 "gpio59",
323};
324
325static const char * const ssbi_groups[] = {
326 "gpio10", "gpio11",
327};
328
329static const char * const spmi_groups[] = {
330 "gpio10", "gpio11",
331};
332
333static const char * const audio_pcm_groups[] = {
334 "gpio14", "gpio15", "gpio16", "gpio17",
335};
336
337static const char * const gsbi1_groups[] = {
338 "gpio51", "gpio52", "gpio53", "gpio54",
339};
340
341static const char * const gsbi2_groups[] = {
342 "gpio22", "gpio23", "gpio24", "gpio25",
343};
344
345static const char * const gsbi4_groups[] = {
346 "gpio10", "gpio11", "gpio12", "gpio13",
347};
348
349static const char * const gsbi5_groups[] = {
350 "gpio18", "gpio19", "gpio20", "gpio21",
351};
352
353static const char * const gsbi5_spi_cs1_groups[] = {
354 "gpio6", "gpio61",
355};
356
357static const char * const gsbi5_spi_cs2_groups[] = {
358 "gpio7", "gpio62",
359};
360
361static const char * const gsbi5_spi_cs3_groups[] = {
362 "gpio2",
363};
364
365static const char * const gsbi6_groups[] = {
366 "gpio27", "gpio28", "gpio29", "gpio30", "gpio55", "gpio56",
367 "gpio57", "gpio58",
368};
369
370static const char * const gsbi7_groups[] = {
371 "gpio6", "gpio7", "gpio8", "gpio9",
372};
373
374static const char * const nss_spi_groups[] = {
375 "gpio14", "gpio15", "gpio16", "gpio17", "gpio55", "gpio56",
376 "gpio57", "gpio58",
377};
378
379static const char * const sdc1_groups[] = {
380 "gpio38", "gpio39", "gpio40", "gpio41", "gpio42", "gpio43",
381 "gpio44", "gpio45", "gpio46", "gpio47",
382};
383
384static const char * const spdif_groups[] = {
888bb3f9 385 "gpio10", "gpio48",
b4da6573
AG		 386};
387
388static const char * const nand_groups[] = {
389 "gpio34", "gpio35", "gpio36", "gpio37", "gpio38", "gpio39",
390 "gpio40", "gpio41", "gpio42", "gpio43", "gpio44", "gpio45",
391 "gpio46", "gpio47",
392};
393
394static const char * const tsif1_groups[] = {
395 "gpio55", "gpio56", "gpio57", "gpio58",
396};
397
398static const char * const tsif2_groups[] = {
399 "gpio59", "gpio60", "gpio61", "gpio62",
400};
401
402static const char * const usb_fs_n_groups[] = {
403 "gpio6",
404};
405
406static const char * const usb_fs_groups[] = {
407 "gpio6", "gpio7", "gpio8",
408};
409
410static const char * const usb2_hsic_groups[] = {
411 "gpio67", "gpio68",
412};
413
414static const char * const rgmii2_groups[] = {
415 "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32",
416 "gpio51", "gpio52", "gpio59", "gpio60", "gpio61", "gpio62",
417};
418
419static const char * const sata_groups[] = {
420 "gpio10",
421};
422
423static const char * const pcie1_rst_groups[] = {
424 "gpio3",
425};
426
427static const char * const pcie1_prsnt_groups[] = {
428 "gpio3", "gpio11",
429};
430
431static const char * const pcie1_pwren_n_groups[] = {
432 "gpio4", "gpio12",
433};
434
435static const char * const pcie1_pwren_groups[] = {
436 "gpio4", "gpio12",
437};
438
439static const char * const pcie1_pwrflt_groups[] = {
440 "gpio5", "gpio13",
441};
442
443static const char * const pcie1_clk_req_groups[] = {
444 "gpio5",
445};
446
447static const char * const pcie2_rst_groups[] = {
448 "gpio48",
449};
450
451static const char * const pcie2_prsnt_groups[] = {
452 "gpio11", "gpio48",
453};
454
455static const char * const pcie2_pwren_n_groups[] = {
456 "gpio12", "gpio49",
457};
458
459static const char * const pcie2_pwren_groups[] = {
460 "gpio12", "gpio49",
461};
462
463static const char * const pcie2_pwrflt_groups[] = {
464 "gpio13", "gpio50",
465};
466
467static const char * const pcie2_clk_req_groups[] = {
468 "gpio50",
469};
470
471static const char * const pcie3_rst_groups[] = {
472 "gpio63",
473};
474
475static const char * const pcie3_prsnt_groups[] = {
476 "gpio11",
477};
478
479static const char * const pcie3_pwren_n_groups[] = {
480 "gpio12",
481};
482
483static const char * const pcie3_pwren_groups[] = {
484 "gpio12",
485};
486
487static const char * const pcie3_pwrflt_groups[] = {
488 "gpio13",
489};
490
491static const char * const pcie3_clk_req_groups[] = {
492 "gpio65",
493};
494
495static const char * const ps_hold_groups[] = {
496 "gpio26",
497};
498
499static const struct msm_function ipq8064_functions[] = {
144ef626 500 FUNCTION(gpio),
b4da6573
AG		 501 FUNCTION(mdio),
502 FUNCTION(ssbi),
503 FUNCTION(spmi),
504 FUNCTION(mi2s),
505 FUNCTION(pdm),
506 FUNCTION(audio_pcm),
507 FUNCTION(gsbi1),
508 FUNCTION(gsbi2),
509 FUNCTION(gsbi4),
510 FUNCTION(gsbi5),
511 FUNCTION(gsbi5_spi_cs1),
512 FUNCTION(gsbi5_spi_cs2),
513 FUNCTION(gsbi5_spi_cs3),
514 FUNCTION(gsbi6),
515 FUNCTION(gsbi7),
516 FUNCTION(nss_spi),
517 FUNCTION(sdc1),
518 FUNCTION(spdif),
519 FUNCTION(nand),
520 FUNCTION(tsif1),
521 FUNCTION(tsif2),
522 FUNCTION(usb_fs_n),
523 FUNCTION(usb_fs),
524 FUNCTION(usb2_hsic),
525 FUNCTION(rgmii2),
526 FUNCTION(sata),
527 FUNCTION(pcie1_rst),
528 FUNCTION(pcie1_prsnt),
529 FUNCTION(pcie1_pwren_n),
530 FUNCTION(pcie1_pwren),
531 FUNCTION(pcie1_pwrflt),
532 FUNCTION(pcie1_clk_req),
533 FUNCTION(pcie2_rst),
534 FUNCTION(pcie2_prsnt),
535 FUNCTION(pcie2_pwren_n),
536 FUNCTION(pcie2_pwren),
537 FUNCTION(pcie2_pwrflt),
538 FUNCTION(pcie2_clk_req),
539 FUNCTION(pcie3_rst),
540 FUNCTION(pcie3_prsnt),
541 FUNCTION(pcie3_pwren_n),
542 FUNCTION(pcie3_pwren),
543 FUNCTION(pcie3_pwrflt),
544 FUNCTION(pcie3_clk_req),
545 FUNCTION(ps_hold),
546};
547
548static const struct msm_pingroup ipq8064_groups[] = {
549 PINGROUP(0, mdio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
550 PINGROUP(1, mdio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
551 PINGROUP(2, gsbi5_spi_cs3, NA, NA, NA, NA, NA, NA, NA, NA, NA),
552 PINGROUP(3, pcie1_rst, pcie1_prsnt, pdm, NA, NA, NA, NA, NA, NA, NA),
553 PINGROUP(4, pcie1_pwren_n, pcie1_pwren, NA, NA, NA, NA, NA, NA, NA, NA),
554 PINGROUP(5, pcie1_clk_req, pcie1_pwrflt, NA, NA, NA, NA, NA, NA, NA, NA),
555 PINGROUP(6, gsbi7, usb_fs, gsbi5_spi_cs1, usb_fs_n, NA, NA, NA, NA, NA, NA),
556 PINGROUP(7, gsbi7, usb_fs, gsbi5_spi_cs2, NA, NA, NA, NA, NA, NA, NA),
557 PINGROUP(8, gsbi7, usb_fs, NA, NA, NA, NA, NA, NA, NA, NA),
558 PINGROUP(9, gsbi7, NA, NA, NA, NA, NA, NA, NA, NA, NA),
559 PINGROUP(10, gsbi4, spdif, sata, ssbi, mdio, spmi, NA, NA, NA, NA),
560 PINGROUP(11, gsbi4, pcie2_prsnt, pcie1_prsnt, pcie3_prsnt, ssbi, mdio, spmi, NA, NA, NA),
561 PINGROUP(12, gsbi4, pcie2_pwren_n, pcie1_pwren_n, pcie3_pwren_n, pcie2_pwren, pcie1_pwren, pcie3_pwren, NA, NA, NA),
562 PINGROUP(13, gsbi4, pcie2_pwrflt, pcie1_pwrflt, pcie3_pwrflt, NA, NA, NA, NA, NA, NA),
563 PINGROUP(14, audio_pcm, nss_spi, NA, NA, NA, NA, NA, NA, NA, NA),
564 PINGROUP(15, audio_pcm, nss_spi, NA, NA, NA, NA, NA, NA, NA, NA),
565 PINGROUP(16, audio_pcm, nss_spi, pdm, NA, NA, NA, NA, NA, NA, NA),
566 PINGROUP(17, audio_pcm, nss_spi, pdm, NA, NA, NA, NA, NA, NA, NA),
567 PINGROUP(18, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),
568 PINGROUP(19, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),
569 PINGROUP(20, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),
570 PINGROUP(21, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),
571 PINGROUP(22, gsbi2, pdm, NA, NA, NA, NA, NA, NA, NA, NA),
572 PINGROUP(23, gsbi2, NA, NA, NA, NA, NA, NA, NA, NA, NA),
573 PINGROUP(24, gsbi2, NA, NA, NA, NA, NA, NA, NA, NA, NA),
574 PINGROUP(25, gsbi2, NA, NA, NA, NA, NA, NA, NA, NA, NA),
575 PINGROUP(26, ps_hold, NA, NA, NA, NA, NA, NA, NA, NA, NA),
576 PINGROUP(27, mi2s, rgmii2, gsbi6, NA, NA, NA, NA, NA, NA, NA),
577 PINGROUP(28, mi2s, rgmii2, gsbi6, NA, NA, NA, NA, NA, NA, NA),
578 PINGROUP(29, mi2s, rgmii2, gsbi6, NA, NA, NA, NA, NA, NA, NA),
579 PINGROUP(30, mi2s, rgmii2, gsbi6, pdm, NA, NA, NA, NA, NA, NA),
580 PINGROUP(31, mi2s, rgmii2, pdm, NA, NA, NA, NA, NA, NA, NA),
581 PINGROUP(32, mi2s, rgmii2, NA, NA, NA, NA, NA, NA, NA, NA),
582 PINGROUP(33, mi2s, NA, NA, NA, NA, NA, NA, NA, NA, NA),
583 PINGROUP(34, nand, pdm, NA, NA, NA, NA, NA, NA, NA, NA),
584 PINGROUP(35, nand, pdm, NA, NA, NA, NA, NA, NA, NA, NA),
585 PINGROUP(36, nand, NA, NA, NA, NA, NA, NA, NA, NA, NA),
586 PINGROUP(37, nand, NA, NA, NA, NA, NA, NA, NA, NA, NA),
587 PINGROUP(38, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
588 PINGROUP(39, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
589 PINGROUP(40, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
590 PINGROUP(41, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
591 PINGROUP(42, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
592 PINGROUP(43, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
593 PINGROUP(44, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
594 PINGROUP(45, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
595 PINGROUP(46, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
596 PINGROUP(47, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),
597 PINGROUP(48, pcie2_rst, spdif, NA, NA, NA, NA, NA, NA, NA, NA),
598 PINGROUP(49, pcie2_pwren_n, pcie2_pwren, NA, NA, NA, NA, NA, NA, NA, NA),
599 PINGROUP(50, pcie2_clk_req, pcie2_pwrflt, NA, NA, NA, NA, NA, NA, NA, NA),
600 PINGROUP(51, gsbi1, rgmii2, NA, NA, NA, NA, NA, NA, NA, NA),
601 PINGROUP(52, gsbi1, rgmii2, pdm, NA, NA, NA, NA, NA, NA, NA),
602 PINGROUP(53, gsbi1, NA, NA, NA, NA, NA, NA, NA, NA, NA),
603 PINGROUP(54, gsbi1, NA, NA, NA, NA, NA, NA, NA, NA, NA),
604 PINGROUP(55, tsif1, mi2s, gsbi6, pdm, nss_spi, NA, NA, NA, NA, NA),
605 PINGROUP(56, tsif1, mi2s, gsbi6, pdm, nss_spi, NA, NA, NA, NA, NA),
606 PINGROUP(57, tsif1, mi2s, gsbi6, nss_spi, NA, NA, NA, NA, NA, NA),
607 PINGROUP(58, tsif1, mi2s, gsbi6, pdm, nss_spi, NA, NA, NA, NA, NA),
608 PINGROUP(59, tsif2, rgmii2, pdm, NA, NA, NA, NA, NA, NA, NA),
609 PINGROUP(60, tsif2, rgmii2, NA, NA, NA, NA, NA, NA, NA, NA),
610 PINGROUP(61, tsif2, rgmii2, gsbi5_spi_cs1, NA, NA, NA, NA, NA, NA, NA),
611 PINGROUP(62, tsif2, rgmii2, gsbi5_spi_cs2, NA, NA, NA, NA, NA, NA, NA),
612 PINGROUP(63, pcie3_rst, NA, NA, NA, NA, NA, NA, NA, NA, NA),
613 PINGROUP(64, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
614 PINGROUP(65, pcie3_clk_req, NA, NA, NA, NA, NA, NA, NA, NA, NA),
615 PINGROUP(66, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
616 PINGROUP(67, usb2_hsic, NA, NA, NA, NA, NA, NA, NA, NA, NA),
617 PINGROUP(68, usb2_hsic, NA, NA, NA, NA, NA, NA, NA, NA, NA),
618 SDC_PINGROUP(sdc3_clk, 0x204a, 14, 6),
619 SDC_PINGROUP(sdc3_cmd, 0x204a, 11, 3),
620 SDC_PINGROUP(sdc3_data, 0x204a, 9, 0),
621};
622
623#define NUM_GPIO_PINGROUPS 69
624
625static const struct msm_pinctrl_soc_data ipq8064_pinctrl = {
626 .pins = ipq8064_pins,
627 .npins = ARRAY_SIZE(ipq8064_pins),
628 .functions = ipq8064_functions,
629 .nfunctions = ARRAY_SIZE(ipq8064_functions),
630 .groups = ipq8064_groups,
631 .ngroups = ARRAY_SIZE(ipq8064_groups),
632 .ngpios = NUM_GPIO_PINGROUPS,
633};
634
635static int ipq8064_pinctrl_probe(struct platform_device *pdev)
636{
637 return msm_pinctrl_probe(pdev, &ipq8064_pinctrl);
638}
639
640static const struct of_device_id ipq8064_pinctrl_of_match[] = {
641 { .compatible = "qcom,ipq8064-pinctrl", },
642 { },
643};
644
645static struct platform_driver ipq8064_pinctrl_driver = {
646 .driver = {
647 .name = "ipq8064-pinctrl",
b4da6573
AG		 648 .of_match_table = ipq8064_pinctrl_of_match,
649 },
650 .probe = ipq8064_pinctrl_probe,
651 .remove = msm_pinctrl_remove,
652};
653
654static int __init ipq8064_pinctrl_init(void)
655{
656 return platform_driver_register(&ipq8064_pinctrl_driver);
657}
658arch_initcall(ipq8064_pinctrl_init);
659
660static void __exit ipq8064_pinctrl_exit(void)
661{
662 platform_driver_unregister(&ipq8064_pinctrl_driver);
663}
664module_exit(ipq8064_pinctrl_exit);
665
666MODULE_AUTHOR("Andy Gross <[email protected]>");
667MODULE_DESCRIPTION("Qualcomm IPQ8064 pinctrl driver");
668MODULE_LICENSE("GPL v2");
669MODULE_DEVICE_TABLE(of, ipq8064_pinctrl_of_match);
Empty description
This page took 0.309975 seconds and 4 git commands to generate.