[linux.git] / drivers / ata / pata_pdc202xx_old.c

/*
 * pata_pdc202xx_old.c 	- Promise PDC202xx PATA for new ATA layer
 *			  (C) 2005 Red Hat Inc
 *			  Alan Cox <[email protected]>
 *			  (C) 2007,2009,2010 Bartlomiej Zolnierkiewicz
 *
 * Based in part on linux/drivers/ide/pci/pdc202xx_old.c
 *
 * First cut with LBA48/ATAPI
 *
 * TODO:
 *	Channel interlock/reset on both required ?
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>

#define DRV_NAME "pata_pdc202xx_old"
#define DRV_VERSION "0.4.3"

static int pdc2026x_cable_detect(struct ata_port *ap)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u16 cis;

	pci_read_config_word(pdev, 0x50, &cis);
	if (cis & (1 << (10 + ap->port_no)))
		return ATA_CBL_PATA40;
	return ATA_CBL_PATA80;
}

static void pdc202xx_exec_command(struct ata_port *ap,
				  const struct ata_taskfile *tf)
{
	DPRINTK("ata%u: cmd 0x%X\n", ap->print_id, tf->command);

	iowrite8(tf->command, ap->ioaddr.command_addr);
	ndelay(400);
}

static bool pdc202xx_irq_check(struct ata_port *ap)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	unsigned long master	= pci_resource_start(pdev, 4);
	u8 sc1d			= inb(master + 0x1d);

	if (ap->port_no) {
		/*
		 * bit 7: error, bit 6: interrupting,
		 * bit 5: FIFO full, bit 4: FIFO empty
		 */
		return sc1d & 0x40;
	} else	{
		/*
		 * bit 3: error, bit 2: interrupting,
		 * bit 1: FIFO full, bit 0: FIFO empty
		 */
		return sc1d & 0x04;
	}
}

/**
 *	pdc202xx_configure_piomode	-	set chip PIO timing
 *	@ap: ATA interface
 *	@adev: ATA device
 *	@pio: PIO mode
 *
 *	Called to do the PIO mode setup. Our timing registers are shared
 *	so a configure_dmamode call will undo any work we do here and vice
 *	versa
 */

static void pdc202xx_configure_piomode(struct ata_port *ap, struct ata_device *adev, int pio)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int port = 0x60 + 8 * ap->port_no + 4 * adev->devno;
	static u16 pio_timing[5] = {
		0x0913, 0x050C , 0x0308, 0x0206, 0x0104
	};
	u8 r_ap, r_bp;

	pci_read_config_byte(pdev, port, &r_ap);
	pci_read_config_byte(pdev, port + 1, &r_bp);
	r_ap &= ~0x3F;	/* Preserve ERRDY_EN, SYNC_IN */
	r_bp &= ~0x1F;
	r_ap |= (pio_timing[pio] >> 8);
	r_bp |= (pio_timing[pio] & 0xFF);

	if (ata_pio_need_iordy(adev))
		r_ap |= 0x20;	/* IORDY enable */
	if (adev->class == ATA_DEV_ATA)
		r_ap |= 0x10;	/* FIFO enable */
	pci_write_config_byte(pdev, port, r_ap);
	pci_write_config_byte(pdev, port + 1, r_bp);
}

/**
 *	pdc202xx_set_piomode	-	set initial PIO mode data
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Called to do the PIO mode setup. Our timing registers are shared
 *	but we want to set the PIO timing by default.
 */

static void pdc202xx_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	pdc202xx_configure_piomode(ap, adev, adev->pio_mode - XFER_PIO_0);
}

/**
 *	pdc202xx_configure_dmamode	-	set DMA mode in chip
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Load DMA cycle times into the chip ready for a DMA transfer
 *	to occur.
 */

static void pdc202xx_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int port = 0x60 + 8 * ap->port_no + 4 * adev->devno;
	static u8 udma_timing[6][2] = {
		{ 0x60, 0x03 },	/* 33 Mhz Clock */
		{ 0x40, 0x02 },
		{ 0x20, 0x01 },
		{ 0x40, 0x02 },	/* 66 Mhz Clock */
		{ 0x20, 0x01 },
		{ 0x20, 0x01 }
	};
	static u8 mdma_timing[3][2] = {
		{ 0xe0, 0x0f },
		{ 0x60, 0x04 },
		{ 0x60, 0x03 },
	};
	u8 r_bp, r_cp;

	pci_read_config_byte(pdev, port + 1, &r_bp);
	pci_read_config_byte(pdev, port + 2, &r_cp);

	r_bp &= ~0xE0;
	r_cp &= ~0x0F;

	if (adev->dma_mode >= XFER_UDMA_0) {
		int speed = adev->dma_mode - XFER_UDMA_0;
		r_bp |= udma_timing[speed][0];
		r_cp |= udma_timing[speed][1];

	} else {
		int speed = adev->dma_mode - XFER_MW_DMA_0;
		r_bp |= mdma_timing[speed][0];
		r_cp |= mdma_timing[speed][1];
	}
	pci_write_config_byte(pdev, port + 1, r_bp);
	pci_write_config_byte(pdev, port + 2, r_cp);

}

/**
 *	pdc2026x_bmdma_start		-	DMA engine begin
 *	@qc: ATA command
 *
 *	In UDMA3 or higher we have to clock switch for the duration of the
 *	DMA transfer sequence.
 *
 *	Note: The host lock held by the libata layer protects
 *	us from two channels both trying to set DMA bits at once
 */

static void pdc2026x_bmdma_start(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct ata_device *adev = qc->dev;
	struct ata_taskfile *tf = &qc->tf;
	int sel66 = ap->port_no ? 0x08: 0x02;

	void __iomem *master = ap->host->ports[0]->ioaddr.bmdma_addr;
	void __iomem *clock = master + 0x11;
	void __iomem *atapi_reg = master + 0x20 + (4 * ap->port_no);

	u32 len;

	/* Check we keep host level locking here */
	if (adev->dma_mode > XFER_UDMA_2)
		iowrite8(ioread8(clock) | sel66, clock);
	else
		iowrite8(ioread8(clock) & ~sel66, clock);

	/* The DMA clocks may have been trashed by a reset. FIXME: make conditional
	   and move to qc_issue ? */
	pdc202xx_set_dmamode(ap, qc->dev);

	/* Cases the state machine will not complete correctly without help */
	if ((tf->flags & ATA_TFLAG_LBA48) ||  tf->protocol == ATAPI_PROT_DMA) {
		len = qc->nbytes / 2;

		if (tf->flags & ATA_TFLAG_WRITE)
			len |= 0x06000000;
		else
			len |= 0x05000000;

		iowrite32(len, atapi_reg);
	}

	/* Activate DMA */
	ata_bmdma_start(qc);
}

/**
 *	pdc2026x_bmdma_end		-	DMA engine stop
 *	@qc: ATA command
 *
 *	After a DMA completes we need to put the clock back to 33MHz for
 *	PIO timings.
 *
 *	Note: The host lock held by the libata layer protects
 *	us from two channels both trying to set DMA bits at once
 */

static void pdc2026x_bmdma_stop(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct ata_device *adev = qc->dev;
	struct ata_taskfile *tf = &qc->tf;

	int sel66 = ap->port_no ? 0x08: 0x02;
	/* The clock bits are in the same register for both channels */
	void __iomem *master = ap->host->ports[0]->ioaddr.bmdma_addr;
	void __iomem *clock = master + 0x11;
	void __iomem *atapi_reg = master + 0x20 + (4 * ap->port_no);

	/* Cases the state machine will not complete correctly */
	if (tf->protocol == ATAPI_PROT_DMA || (tf->flags & ATA_TFLAG_LBA48)) {
		iowrite32(0, atapi_reg);
		iowrite8(ioread8(clock) & ~sel66, clock);
	}
	/* Flip back to 33Mhz for PIO */
	if (adev->dma_mode > XFER_UDMA_2)
		iowrite8(ioread8(clock) & ~sel66, clock);
	ata_bmdma_stop(qc);
	pdc202xx_set_piomode(ap, adev);
}

/**
 *	pdc2026x_dev_config	-	device setup hook
 *	@adev: newly found device
 *
 *	Perform chip specific early setup. We need to lock the transfer
 *	sizes to 8bit to avoid making the state engine on the 2026x cards
 *	barf.
 */

static void pdc2026x_dev_config(struct ata_device *adev)
{
	adev->max_sectors = 256;
}

static int pdc2026x_port_start(struct ata_port *ap)
{
	void __iomem *bmdma = ap->ioaddr.bmdma_addr;
	if (bmdma) {
		/* Enable burst mode */
		u8 burst = ioread8(bmdma + 0x1f);
		iowrite8(burst | 0x01, bmdma + 0x1f);
	}
	return ata_bmdma_port_start(ap);
}

/**
 *	pdc2026x_check_atapi_dma - Check whether ATAPI DMA can be supported for this command
 *	@qc: Metadata associated with taskfile to check
 *
 *	Just say no - not supported on older Promise.
 *
 *	LOCKING:
 *	None (inherited from caller).
 *
 *	RETURNS: 0 when ATAPI DMA can be used
 *		 1 otherwise
 */

static int pdc2026x_check_atapi_dma(struct ata_queued_cmd *qc)
{
	return 1;
}

static struct scsi_host_template pdc202xx_sht = {
	ATA_BMDMA_SHT(DRV_NAME),
};

static struct ata_port_operations pdc2024x_port_ops = {
	.inherits		= &ata_bmdma_port_ops,

	.cable_detect		= ata_cable_40wire,
	.set_piomode		= pdc202xx_set_piomode,
	.set_dmamode		= pdc202xx_set_dmamode,

	.sff_exec_command	= pdc202xx_exec_command,
	.sff_irq_check		= pdc202xx_irq_check,
};

static struct ata_port_operations pdc2026x_port_ops = {
	.inherits		= &pdc2024x_port_ops,

	.check_atapi_dma	= pdc2026x_check_atapi_dma,
	.bmdma_start		= pdc2026x_bmdma_start,
	.bmdma_stop		= pdc2026x_bmdma_stop,

	.cable_detect		= pdc2026x_cable_detect,
	.dev_config		= pdc2026x_dev_config,

	.port_start		= pdc2026x_port_start,

	.sff_exec_command	= pdc202xx_exec_command,
	.sff_irq_check		= pdc202xx_irq_check,
};

static int pdc202xx_init_one(struct pci_dev *dev, const struct pci_device_id *id)
{
	static const struct ata_port_info info[3] = {
		{
			.flags = ATA_FLAG_SLAVE_POSS,
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
			.udma_mask = ATA_UDMA2,
			.port_ops = &pdc2024x_port_ops
		},
		{
			.flags = ATA_FLAG_SLAVE_POSS,
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
			.udma_mask = ATA_UDMA4,
			.port_ops = &pdc2026x_port_ops
		},
		{
			.flags = ATA_FLAG_SLAVE_POSS,
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
			.udma_mask = ATA_UDMA5,
			.port_ops = &pdc2026x_port_ops
		}

	};
	const struct ata_port_info *ppi[] = { &info[id->driver_data], NULL };

	if (dev->device == PCI_DEVICE_ID_PROMISE_20265) {
		struct pci_dev *bridge = dev->bus->self;
		/* Don't grab anything behind a Promise I2O RAID */
		if (bridge && bridge->vendor == PCI_VENDOR_ID_INTEL) {
			if (bridge->device == PCI_DEVICE_ID_INTEL_I960)
				return -ENODEV;
			if (bridge->device == PCI_DEVICE_ID_INTEL_I960RM)
				return -ENODEV;
		}
	}
	return ata_pci_bmdma_init_one(dev, ppi, &pdc202xx_sht, NULL, 0);
}

static const struct pci_device_id pdc202xx[] = {
	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20246), 0 },
	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20262), 1 },
	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20263), 1 },
	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20265), 2 },
	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20267), 2 },

	{ },
};

static struct pci_driver pdc202xx_pci_driver = {
	.name 		= DRV_NAME,
	.id_table	= pdc202xx,
	.probe 		= pdc202xx_init_one,
	.remove		= ata_pci_remove_one,
#ifdef CONFIG_PM
	.suspend	= ata_pci_device_suspend,
	.resume		= ata_pci_device_resume,
#endif
};

module_pci_driver(pdc202xx_pci_driver);

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for Promise 2024x and 20262-20267");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, pdc202xx);
MODULE_VERSION(DRV_VERSION);
Commit	Line	Data
669a5db4 JG	1	/*
	2	* pata_pdc202xx_old.c - Promise PDC202xx PATA for new ATA layer
	3	* (C) 2005 Red Hat Inc
ab771630	4	* Alan Cox <[email protected]>
a75032e8	5	* (C) 2007,2009,2010 Bartlomiej Zolnierkiewicz
669a5db4 JG	6	*
	7	* Based in part on linux/drivers/ide/pci/pdc202xx_old.c
	8	*
	9	* First cut with LBA48/ATAPI
	10	*
	11	* TODO:
06b74dd2	12	* Channel interlock/reset on both required ?
669a5db4	13	*/
85cd7251	14
669a5db4 JG	15	#include <linux/kernel.h>
	16	#include <linux/module.h>
	17	#include <linux/pci.h>
	18	#include <linux/init.h>
	19	#include <linux/blkdev.h>
	20	#include <linux/delay.h>
	21	#include <scsi/scsi_host.h>
	22	#include <linux/libata.h>
	23
	24	#define DRV_NAME "pata_pdc202xx_old"
06b74dd2	25	#define DRV_VERSION "0.4.3"
669a5db4	26
a0fcdc02	27	static int pdc2026x_cable_detect(struct ata_port *ap)
669a5db4 JG	28	{
	29	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	30	u16 cis;
85cd7251	31
669a5db4 JG	32	pci_read_config_word(pdev, 0x50, &cis);
669a5db4 JG	33	if (cis & (1 << (10 + ap->port_no)))
a0ac38f1 AC	34	return ATA_CBL_PATA40;
a0ac38f1 AC	35	return ATA_CBL_PATA80;
669a5db4 JG	36	}
669a5db4 JG	37
750e519d	38	static void pdc202xx_exec_command(struct ata_port *ap,
a75032e8 BZ	39	const struct ata_taskfile *tf)
	40	{
	41	DPRINTK("ata%u: cmd 0x%X\n", ap->print_id, tf->command);
	42
	43	iowrite8(tf->command, ap->ioaddr.command_addr);
	44	ndelay(400);
	45	}
	46
606254e3 SS	47	static bool pdc202xx_irq_check(struct ata_port *ap)
	48	{
	49	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	50	unsigned long master = pci_resource_start(pdev, 4);
	51	u8 sc1d = inb(master + 0x1d);
	52
	53	if (ap->port_no) {
	54	/*
	55	* bit 7: error, bit 6: interrupting,
	56	* bit 5: FIFO full, bit 4: FIFO empty
	57	*/
	58	return sc1d & 0x40;
	59	} else {
	60	/*
	61	* bit 3: error, bit 2: interrupting,
	62	* bit 1: FIFO full, bit 0: FIFO empty
	63	*/
	64	return sc1d & 0x04;
	65	}
	66	}
	67
669a5db4	68	/**
ada406c8	69	* pdc202xx_configure_piomode - set chip PIO timing
669a5db4 JG	70	* @ap: ATA interface
	71	* @adev: ATA device
	72	* @pio: PIO mode
	73	*
	74	* Called to do the PIO mode setup. Our timing registers are shared
	75	* so a configure_dmamode call will undo any work we do here and vice
	76	* versa
	77	*/
85cd7251	78
ada406c8	79	static void pdc202xx_configure_piomode(struct ata_port ap, struct ata_device adev, int pio)
669a5db4 JG	80	{
669a5db4 JG	81	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
63ed7101	82	int port = 0x60 + 8 * ap->port_no + 4 * adev->devno;
669a5db4 JG	83	static u16 pio_timing[5] = {
	84	0x0913, 0x050C , 0x0308, 0x0206, 0x0104
	85	};
	86	u8 r_ap, r_bp;
	87
	88	pci_read_config_byte(pdev, port, &r_ap);
	89	pci_read_config_byte(pdev, port + 1, &r_bp);
	90	r_ap &= ~0x3F; /* Preserve ERRDY_EN, SYNC_IN */
63ed7101	91	r_bp &= ~0x1F;
669a5db4 JG	92	r_ap \|= (pio_timing[pio] >> 8);
669a5db4 JG	93	r_bp \|= (pio_timing[pio] & 0xFF);
85cd7251	94
669a5db4 JG	95	if (ata_pio_need_iordy(adev))
	96	r_ap \|= 0x20; /* IORDY enable */
	97	if (adev->class == ATA_DEV_ATA)
	98	r_ap \|= 0x10; /* FIFO enable */
	99	pci_write_config_byte(pdev, port, r_ap);
	100	pci_write_config_byte(pdev, port + 1, r_bp);
	101	}
	102
	103	/**
ada406c8	104	* pdc202xx_set_piomode - set initial PIO mode data
669a5db4 JG	105	* @ap: ATA interface
	106	* @adev: ATA device
	107	*
	108	* Called to do the PIO mode setup. Our timing registers are shared
	109	* but we want to set the PIO timing by default.
	110	*/
85cd7251	111
ada406c8	112	static void pdc202xx_set_piomode(struct ata_port ap, struct ata_device adev)
669a5db4	113	{
ada406c8	114	pdc202xx_configure_piomode(ap, adev, adev->pio_mode - XFER_PIO_0);
669a5db4 JG	115	}
	116
	117	/**
ada406c8	118	* pdc202xx_configure_dmamode - set DMA mode in chip
669a5db4 JG	119	* @ap: ATA interface
	120	* @adev: ATA device
	121	*
	122	* Load DMA cycle times into the chip ready for a DMA transfer
	123	* to occur.
	124	*/
85cd7251	125
ada406c8	126	static void pdc202xx_set_dmamode(struct ata_port ap, struct ata_device adev)
669a5db4 JG	127	{
669a5db4 JG	128	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
63ed7101	129	int port = 0x60 + 8 * ap->port_no + 4 * adev->devno;
669a5db4 JG	130	static u8 udma_timing[6][2] = {
	131	{ 0x60, 0x03 }, /* 33 Mhz Clock */
	132	{ 0x40, 0x02 },
	133	{ 0x20, 0x01 },
	134	{ 0x40, 0x02 }, /* 66 Mhz Clock */
	135	{ 0x20, 0x01 },
85cd7251	136	{ 0x20, 0x01 }
669a5db4	137	};
63ed7101	138	static u8 mdma_timing[3][2] = {
63ed7101	139	{ 0xe0, 0x0f },
06b74dd2 AC	140	{ 0x60, 0x04 },
06b74dd2 AC	141	{ 0x60, 0x03 },
63ed7101	142	};
669a5db4	143	u8 r_bp, r_cp;
85cd7251	144
669a5db4 JG	145	pci_read_config_byte(pdev, port + 1, &r_bp);
669a5db4 JG	146	pci_read_config_byte(pdev, port + 2, &r_cp);
85cd7251	147
63ed7101	148	r_bp &= ~0xE0;
669a5db4	149	r_cp &= ~0x0F;
85cd7251	150
669a5db4 JG	151	if (adev->dma_mode >= XFER_UDMA_0) {
	152	int speed = adev->dma_mode - XFER_UDMA_0;
	153	r_bp \|= udma_timing[speed][0];
	154	r_cp \|= udma_timing[speed][1];
85cd7251	155
669a5db4 JG	156	} else {
669a5db4 JG	157	int speed = adev->dma_mode - XFER_MW_DMA_0;
63ed7101 BZ	158	r_bp \|= mdma_timing[speed][0];
63ed7101 BZ	159	r_cp \|= mdma_timing[speed][1];
669a5db4 JG	160	}
	161	pci_write_config_byte(pdev, port + 1, r_bp);
	162	pci_write_config_byte(pdev, port + 2, r_cp);
85cd7251	163
669a5db4 JG	164	}
	165
	166	/**
	167	* pdc2026x_bmdma_start - DMA engine begin
	168	* @qc: ATA command
	169	*
	170	* In UDMA3 or higher we have to clock switch for the duration of the
	171	* DMA transfer sequence.
06b74dd2 AC	172	*
	173	* Note: The host lock held by the libata layer protects
	174	* us from two channels both trying to set DMA bits at once
669a5db4	175	*/
85cd7251	176
669a5db4 JG	177	static void pdc2026x_bmdma_start(struct ata_queued_cmd *qc)
	178	{
	179	struct ata_port *ap = qc->ap;
	180	struct ata_device *adev = qc->dev;
	181	struct ata_taskfile *tf = &qc->tf;
	182	int sel66 = ap->port_no ? 0x08: 0x02;
	183
0d5ff566 TH	184	void __iomem *master = ap->host->ports[0]->ioaddr.bmdma_addr;
	185	void __iomem *clock = master + 0x11;
	186	void __iomem atapi_reg = master + 0x20 + (4 ap->port_no);
85cd7251	187
669a5db4	188	u32 len;
85cd7251	189
669a5db4	190	/* Check we keep host level locking here */
6ad58b24	191	if (adev->dma_mode > XFER_UDMA_2)
0d5ff566	192	iowrite8(ioread8(clock) \| sel66, clock);
669a5db4	193	else
0d5ff566	194	iowrite8(ioread8(clock) & ~sel66, clock);
669a5db4	195
85cd7251	196	/* The DMA clocks may have been trashed by a reset. FIXME: make conditional
669a5db4	197	and move to qc_issue ? */
ada406c8	198	pdc202xx_set_dmamode(ap, qc->dev);
669a5db4 JG	199
669a5db4 JG	200	/* Cases the state machine will not complete correctly without help */
0dc36888	201	if ((tf->flags & ATA_TFLAG_LBA48) \|\| tf->protocol == ATAPI_PROT_DMA) {
5e518810	202	len = qc->nbytes / 2;
85cd7251	203
669a5db4 JG	204	if (tf->flags & ATA_TFLAG_WRITE)
	205	len \|= 0x06000000;
	206	else
	207	len \|= 0x05000000;
85cd7251	208
0d5ff566	209	iowrite32(len, atapi_reg);
669a5db4	210	}
85cd7251 JG	211
85cd7251 JG	212	/* Activate DMA */
669a5db4 JG	213	ata_bmdma_start(qc);
	214	}
	215
	216	/**
	217	* pdc2026x_bmdma_end - DMA engine stop
	218	* @qc: ATA command
	219	*
	220	* After a DMA completes we need to put the clock back to 33MHz for
	221	* PIO timings.
06b74dd2 AC	222	*
	223	* Note: The host lock held by the libata layer protects
	224	* us from two channels both trying to set DMA bits at once
669a5db4	225	*/
85cd7251	226
669a5db4 JG	227	static void pdc2026x_bmdma_stop(struct ata_queued_cmd *qc)
	228	{
	229	struct ata_port *ap = qc->ap;
	230	struct ata_device *adev = qc->dev;
	231	struct ata_taskfile *tf = &qc->tf;
85cd7251	232
669a5db4 JG	233	int sel66 = ap->port_no ? 0x08: 0x02;
669a5db4 JG	234	/* The clock bits are in the same register for both channels */
0d5ff566 TH	235	void __iomem *master = ap->host->ports[0]->ioaddr.bmdma_addr;
	236	void __iomem *clock = master + 0x11;
	237	void __iomem atapi_reg = master + 0x20 + (4 ap->port_no);
85cd7251	238
669a5db4	239	/* Cases the state machine will not complete correctly */
0dc36888	240	if (tf->protocol == ATAPI_PROT_DMA \|\| (tf->flags & ATA_TFLAG_LBA48)) {
0d5ff566 TH	241	iowrite32(0, atapi_reg);
0d5ff566 TH	242	iowrite8(ioread8(clock) & ~sel66, clock);
669a5db4	243	}
669a5db4	244	/* Flip back to 33Mhz for PIO */
6ad58b24	245	if (adev->dma_mode > XFER_UDMA_2)
0d5ff566	246	iowrite8(ioread8(clock) & ~sel66, clock);
669a5db4	247	ata_bmdma_stop(qc);
36906d9b	248	pdc202xx_set_piomode(ap, adev);
669a5db4 JG	249	}
	250
	251	/**
	252	* pdc2026x_dev_config - device setup hook
669a5db4 JG	253	* @adev: newly found device
	254	*
	255	* Perform chip specific early setup. We need to lock the transfer
	256	* sizes to 8bit to avoid making the state engine on the 2026x cards
	257	* barf.
	258	*/
85cd7251	259
cd0d3bbc	260	static void pdc2026x_dev_config(struct ata_device *adev)
669a5db4 JG	261	{
	262	adev->max_sectors = 256;
	263	}
	264
36906d9b AC	265	static int pdc2026x_port_start(struct ata_port *ap)
	266	{
	267	void __iomem *bmdma = ap->ioaddr.bmdma_addr;
	268	if (bmdma) {
	269	/* Enable burst mode */
	270	u8 burst = ioread8(bmdma + 0x1f);
	271	iowrite8(burst \| 0x01, bmdma + 0x1f);
	272	}
c7087652	273	return ata_bmdma_port_start(ap);
36906d9b AC	274	}
36906d9b AC	275
aa8f2371 AC	276	/**
	277	* pdc2026x_check_atapi_dma - Check whether ATAPI DMA can be supported for this command
	278	* @qc: Metadata associated with taskfile to check
	279	*
	280	* Just say no - not supported on older Promise.
	281	*
	282	* LOCKING:
	283	* None (inherited from caller).
	284	*
	285	* RETURNS: 0 when ATAPI DMA can be used
	286	* 1 otherwise
	287	*/
	288
	289	static int pdc2026x_check_atapi_dma(struct ata_queued_cmd *qc)
	290	{
	291	return 1;
	292	}
	293
ada406c8	294	static struct scsi_host_template pdc202xx_sht = {
68d1d07b	295	ATA_BMDMA_SHT(DRV_NAME),
669a5db4 JG	296	};
	297
	298	static struct ata_port_operations pdc2024x_port_ops = {
029cfd6b TH	299	.inherits = &ata_bmdma_port_ops,
	300
	301	.cable_detect = ata_cable_40wire,
	302	.set_piomode = pdc202xx_set_piomode,
	303	.set_dmamode = pdc202xx_set_dmamode,
a75032e8	304
750e519d	305	.sff_exec_command = pdc202xx_exec_command,
606254e3	306	.sff_irq_check = pdc202xx_irq_check,
85cd7251	307	};
669a5db4 JG	308
669a5db4 JG	309	static struct ata_port_operations pdc2026x_port_ops = {
029cfd6b TH	310	.inherits = &pdc2024x_port_ops,
	311
	312	.check_atapi_dma = pdc2026x_check_atapi_dma,
	313	.bmdma_start = pdc2026x_bmdma_start,
	314	.bmdma_stop = pdc2026x_bmdma_stop,
	315
	316	.cable_detect = pdc2026x_cable_detect,
	317	.dev_config = pdc2026x_dev_config,
	318
	319	.port_start = pdc2026x_port_start,
750e519d BZ	320
750e519d BZ	321	.sff_exec_command = pdc202xx_exec_command,
606254e3	322	.sff_irq_check = pdc202xx_irq_check,
85cd7251	323	};
669a5db4	324
ada406c8	325	static int pdc202xx_init_one(struct pci_dev dev, const struct pci_device_id id)
669a5db4	326	{
1626aeb8	327	static const struct ata_port_info info[3] = {
669a5db4	328	{
1d2808fd	329	.flags = ATA_FLAG_SLAVE_POSS,
14bdef98 EIB	330	.pio_mask = ATA_PIO4,
14bdef98 EIB	331	.mwdma_mask = ATA_MWDMA2,
669a5db4 JG	332	.udma_mask = ATA_UDMA2,
669a5db4 JG	333	.port_ops = &pdc2024x_port_ops
85cd7251	334	},
669a5db4	335	{
1d2808fd	336	.flags = ATA_FLAG_SLAVE_POSS,
14bdef98 EIB	337	.pio_mask = ATA_PIO4,
14bdef98 EIB	338	.mwdma_mask = ATA_MWDMA2,
669a5db4 JG	339	.udma_mask = ATA_UDMA4,
	340	.port_ops = &pdc2026x_port_ops
	341	},
	342	{
1d2808fd	343	.flags = ATA_FLAG_SLAVE_POSS,
14bdef98 EIB	344	.pio_mask = ATA_PIO4,
14bdef98 EIB	345	.mwdma_mask = ATA_MWDMA2,
669a5db4 JG	346	.udma_mask = ATA_UDMA5,
	347	.port_ops = &pdc2026x_port_ops
	348	}
85cd7251	349
669a5db4	350	};
1626aeb8	351	const struct ata_port_info *ppi[] = { &info[id->driver_data], NULL };
85cd7251	352
669a5db4 JG	353	if (dev->device == PCI_DEVICE_ID_PROMISE_20265) {
	354	struct pci_dev *bridge = dev->bus->self;
	355	/* Don't grab anything behind a Promise I2O RAID */
	356	if (bridge && bridge->vendor == PCI_VENDOR_ID_INTEL) {
b447916e	357	if (bridge->device == PCI_DEVICE_ID_INTEL_I960)
669a5db4	358	return -ENODEV;
b447916e	359	if (bridge->device == PCI_DEVICE_ID_INTEL_I960RM)
669a5db4 JG	360	return -ENODEV;
	361	}
	362	}
1c5afdf7	363	return ata_pci_bmdma_init_one(dev, ppi, &pdc202xx_sht, NULL, 0);
669a5db4 JG	364	}
669a5db4 JG	365
ada406c8	366	static const struct pci_device_id pdc202xx[] = {
2d2744fc JG	367	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20246), 0 },
	368	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20262), 1 },
	369	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20263), 1 },
	370	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20265), 2 },
	371	{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20267), 2 },
	372
	373	{ },
669a5db4 JG	374	};
669a5db4 JG	375
ada406c8	376	static struct pci_driver pdc202xx_pci_driver = {
2d2744fc	377	.name = DRV_NAME,
ada406c8 AC	378	.id_table = pdc202xx,
ada406c8 AC	379	.probe = pdc202xx_init_one,
62d64ae0	380	.remove = ata_pci_remove_one,
438ac6d5	381	#ifdef CONFIG_PM
62d64ae0 AC	382	.suspend = ata_pci_device_suspend,
62d64ae0 AC	383	.resume = ata_pci_device_resume,
438ac6d5	384	#endif
669a5db4 JG	385	};
669a5db4 JG	386
2fc75da0	387	module_pci_driver(pdc202xx_pci_driver);
669a5db4	388
669a5db4 JG	389	MODULE_AUTHOR("Alan Cox");
	390	MODULE_DESCRIPTION("low-level driver for Promise 2024x and 20262-20267");
	391	MODULE_LICENSE("GPL");
ada406c8	392	MODULE_DEVICE_TABLE(pci, pdc202xx);
669a5db4	393	MODULE_VERSION(DRV_VERSION);