]> Git Repo - binutils.git/blame - sim/arm/wrapper.c
* sim-core.h (sim_core_write_8): Define.
[binutils.git] / sim / arm / wrapper.c
CommitLineData
a325a02e 1/* run front end support for arm
0ab92fe7 2 Copyright (C) 1995, 1996, 1997 Free Software Foundation, Inc.
a325a02e 3
87e43259 4This file is part of ARM SIM.
a325a02e
SC
5
6GNU CC is free software; you can redistribute it and/or modify
7it under the terms of the GNU General Public License as published by
8the Free Software Foundation; either version 2, or (at your option)
9any later version.
10
11GNU CC is distributed in the hope that it will be useful,
12but WITHOUT ANY WARRANTY; without even the implied warranty of
13MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14GNU General Public License for more details.
15
16You should have received a copy of the GNU General Public License
87e43259
AC
17along with this program; if not, write to the Free Software
18Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
19
20/* This file provides the interface between the simulator and run.c and gdb
21 (when the simulator is linked with gdb).
22 All simulator interaction should go through this file. */
a325a02e
SC
23
24#include <stdio.h>
25#include <stdarg.h>
a325a02e
SC
26#include <bfd.h>
27#include <signal.h>
28#include "callback.h"
29#include "remote-sim.h"
87e43259
AC
30#include "armdefs.h"
31#include "armemu.h"
32#include "dbg_rdi.h"
33
34host_callback *sim_callback;
35
a325a02e
SC
36static struct ARMul_State *state;
37
0ab92fe7
DE
38/* Who is using the simulator. */
39static SIM_OPEN_KIND sim_kind;
40
41/* argv[0] */
42static char *myname;
43
87e43259
AC
44/* Memory size in bytes. */
45static int mem_size = (1 << 21);
46
47/* Non-zero to display start up banner, and maybe other things. */
48static int verbosity;
49
a325a02e
SC
50static void
51init ()
52{
53 static int done;
87e43259 54
a325a02e
SC
55 if (!done)
56 {
57 ARMul_EmulateInit();
58 state = ARMul_NewState ();
87e43259 59 ARMul_MemoryInit(state, mem_size);
a325a02e
SC
60 ARMul_OSInit(state);
61 ARMul_CoProInit(state);
87e43259 62 state->verbose = verbosity;
a325a02e
SC
63 done = 1;
64 }
a325a02e
SC
65}
66
87e43259
AC
67/* Set verbosity level of simulator.
68 This is not intended to produce detailed tracing or debugging information.
69 Just summaries. */
70/* FIXME: common/run.c doesn't do this yet. */
a325a02e 71
87e43259
AC
72void
73sim_set_verbose (v)
74 int v;
75{
76 verbosity = v;
a325a02e
SC
77}
78
87e43259
AC
79/* Set the memory size to SIZE bytes.
80 Must be called before initializing simulator. */
81/* FIXME: Rename to sim_set_mem_size. */
82
a325a02e
SC
83void
84sim_size (size)
85 int size;
86{
87e43259 87 mem_size = size;
a325a02e
SC
88}
89
a325a02e 90void
87e43259 91ARMul_ConsolePrint (ARMul_State * state, const char *format,...)
a325a02e 92{
87e43259
AC
93 va_list ap;
94
95 if (state->verbose)
96 {
97 va_start (ap, format);
98 vprintf (format, ap);
99 va_end (ap);
100 }
a325a02e 101}
87e43259
AC
102
103ARMword
104ARMul_Debug (ARMul_State * state, ARMword pc, ARMword instr)
a325a02e 105{
87e43259 106
a325a02e
SC
107}
108
109int
87e43259
AC
110sim_write (sd, addr, buffer, size)
111 SIM_DESC sd;
a325a02e
SC
112 SIM_ADDR addr;
113 unsigned char *buffer;
114 int size;
115{
116 int i;
117 init ();
118 for (i = 0; i < size; i++)
119 {
120 ARMul_WriteByte (state, addr+i, buffer[i]);
121 }
122 return size;
123}
124
125int
87e43259
AC
126sim_read (sd, addr, buffer, size)
127 SIM_DESC sd;
a325a02e
SC
128 SIM_ADDR addr;
129 unsigned char *buffer;
130 int size;
131{
132 int i;
133 init ();
134 for (i = 0; i < size; i++)
135 {
136 buffer[i] = ARMul_ReadByte (state, addr + i);
137 }
138 return size;
139}
140
87e43259
AC
141int
142sim_trace (sd)
143 SIM_DESC sd;
a325a02e 144{
87e43259
AC
145 (*sim_callback->printf_filtered) (sim_callback, "This simulator does not support tracing\n");
146 return 1;
a325a02e
SC
147}
148
247fccde
AC
149int
150sim_stop (sd)
151 SIM_DESC sd;
152{
153 return 0;
154}
155
a325a02e 156void
87e43259
AC
157sim_resume (sd, step, siggnal)
158 SIM_DESC sd;
a325a02e
SC
159 int step, siggnal;
160{
87e43259
AC
161 state->EndCondition = 0;
162
a325a02e
SC
163 if (step)
164 {
87e43259
AC
165 state->Reg[15] = ARMul_DoInstr (state);
166 if (state->EndCondition == 0)
167 state->EndCondition = RDIError_BreakpointReached;
a325a02e
SC
168 }
169 else
170 {
87e43259 171 state->Reg[15] = ARMul_DoProg (state);
a325a02e 172 }
87e43259
AC
173
174 FLUSHPIPE;
a325a02e
SC
175}
176
0ab92fe7 177SIM_RC
9e03a68f 178sim_create_inferior (sd, abfd, argv, env)
87e43259 179 SIM_DESC sd;
9e03a68f 180 struct _bfd *abfd;
a325a02e
SC
181 char **argv;
182 char **env;
183{
9e03a68f
AC
184 if (abfd != NULL)
185 ARMul_SetPC (state, bfd_get_start_address (abfd));
186 else
187 ARMul_SetPC (state, 0); /* ??? */
0ab92fe7 188 return SIM_RC_OK;
a325a02e
SC
189}
190
191void
87e43259
AC
192sim_info (sd, verbose)
193 SIM_DESC sd;
a325a02e
SC
194 int verbose;
195{
196}
197
198
87e43259 199static int
a325a02e
SC
200frommem (state, memory)
201 struct ARMul_State *state;
202 unsigned char *memory;
203{
204 if (state->bigendSig == HIGH)
205 {
206 return (memory[0] << 24)
207 | (memory[1] << 16)
208 | (memory[2] << 8)
209 | (memory[3] << 0);
210 }
211 else
212 {
213 return (memory[3] << 24)
214 | (memory[2] << 16)
215 | (memory[1] << 8)
216 | (memory[0] << 0);
217 }
218}
219
220
87e43259 221static void
a325a02e
SC
222tomem (state, memory, val)
223 struct ARMul_State *state;
224 unsigned char *memory;
225 int val;
226{
227 if (state->bigendSig == HIGH)
228 {
229 memory[0] = val >> 24;
230 memory[1] = val >> 16;
231 memory[2] = val >> 8;
232 memory[3] = val >> 0;
233 }
234 else
235 {
236 memory[3] = val >> 24;
237 memory[2] = val >> 16;
238 memory[1] = val >> 8;
239 memory[0] = val >> 0;
240 }
241}
242
243void
87e43259
AC
244sim_store_register (sd, rn, memory)
245 SIM_DESC sd;
a325a02e
SC
246 int rn;
247 unsigned char *memory;
248{
249 init ();
250 ARMul_SetReg(state, state->Mode, rn, frommem (state, memory));
251}
252
253void
87e43259
AC
254sim_fetch_register (sd, rn, memory)
255 SIM_DESC sd;
a325a02e
SC
256 int rn;
257 unsigned char *memory;
258{
259 init ();
260 tomem (state, memory, ARMul_GetReg(state, state->Mode, rn));
261}
262
263
264
265
87e43259 266SIM_DESC
247fccde 267sim_open (kind, ptr, abfd, argv)
87e43259 268 SIM_OPEN_KIND kind;
247fccde
AC
269 host_callback *ptr;
270 struct _bfd *abfd;
87e43259 271 char **argv;
a325a02e 272{
0ab92fe7
DE
273 sim_kind = kind;
274 myname = argv[0];
247fccde 275 sim_callback = ptr;
87e43259 276 return (SIM_DESC) 1;
a325a02e
SC
277}
278
279void
87e43259
AC
280sim_close (sd, quitting)
281 SIM_DESC sd;
a325a02e
SC
282 int quitting;
283{
284 /* nothing to do */
285}
286
0ab92fe7
DE
287SIM_RC
288sim_load (sd, prog, abfd, from_tty)
87e43259 289 SIM_DESC sd;
a325a02e 290 char *prog;
0ab92fe7 291 bfd *abfd;
a325a02e
SC
292 int from_tty;
293{
0ab92fe7
DE
294 extern bfd *sim_load_file (); /* ??? Don't know where this should live. */
295 bfd *prog_bfd;
296
297 prog_bfd = sim_load_file (sd, myname, sim_callback, prog, abfd,
9e03a68f
AC
298 sim_kind == SIM_OPEN_DEBUG,
299 0, sim_write);
0ab92fe7
DE
300 if (prog_bfd == NULL)
301 return SIM_RC_FAIL;
0ab92fe7
DE
302 if (abfd == NULL)
303 bfd_close (prog_bfd);
304 return SIM_RC_OK;
a325a02e
SC
305}
306
307void
87e43259
AC
308sim_stop_reason (sd, reason, sigrc)
309 SIM_DESC sd;
a325a02e
SC
310 enum sim_stop *reason;
311 int *sigrc;
312{
87e43259
AC
313 if (state->EndCondition == 0)
314 {
315 *reason = sim_exited;
316 *sigrc = state->Reg[0] & 255;
317 }
318 else
319 {
320 *reason = sim_stopped;
321 if (state->EndCondition == RDIError_BreakpointReached)
322 *sigrc = SIGTRAP;
323 else
324 *sigrc = 0;
325 }
a325a02e 326}
87e43259 327
a325a02e 328void
87e43259
AC
329sim_do_command (sd, cmd)
330 SIM_DESC sd;
a325a02e
SC
331 char *cmd;
332{
87e43259 333 (*sim_callback->printf_filtered) (sim_callback, "This simulator does not accept any commands.\n");
a325a02e
SC
334}
335
336
337void
247fccde 338sim_set_callbacks (ptr)
87e43259 339 host_callback *ptr;
a325a02e 340{
87e43259 341 sim_callback = ptr;
a325a02e 342}
This page took 0.22245 seconds and 4 git commands to generate.