]> Git Repo - J-u-boot.git/commit
projects / J-u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 89a168f) | patch
armv8: fsl-layerscape: Add NXP LS2081A, LS2041A SoC support
authorPriyanka Jain <[email protected]>
Thu, 27 Apr 2017 09:38:06 +0000 (15:08 +0530)
committerYork Sun <[email protected]>
Tue, 23 May 2017 16:40:23 +0000 (09:40 -0700)
commite809e747996b00acd0ffc833999e97a3a21ddfac
treee62a9b5249c07df67dba198d2bdf6943a93fae14tree | snapshot
parent89a168f776cbc15a2ff1f25a0f4e54f9bbaffdeccommit | diff
armv8: fsl-layerscape: Add NXP LS2081A, LS2041A SoC support

The QorIQ LS2081A SoC has eight 64-bit ARM v8 Cortex A72 cores and
is built on layerscape architecture. It is 40-pin derivative of
LS2084A (non-AIOP personality of LS2088A). So feature-wise it is
same as LS2084A. LS2041A is a 4-core personality of LS2081A.

Signed-off-by: Priyanka Jain <[email protected]>
Signed-off-by: Santan Kumar <[email protected]>
Reviewed-by: York Sun <[email protected]>
arch/arm/cpu/armv8/fsl-layerscape/cpu.c diff | blob | blame | history
arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc diff | blob | blame | history
arch/arm/include/asm/arch-fsl-layerscape/cpu.h diff | blob | blame | history
arch/arm/include/asm/arch-fsl-layerscape/soc.h diff | blob | blame | history
drivers/pci/pcie_layerscape.c diff | blob | blame | history
drivers/pci/pcie_layerscape.h diff | blob | blame | history
drivers/pci/pcie_layerscape_fixup.c diff | blob | blame | history
Empty description
This page took 0.038207 seconds and 4 git commands to generate.